- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374045 > ADV7120KP80 (ANALOG DEVICES INC) CMOS 80 MHz, Triple 8-Bit Video DAC PDF資料下載
參數(shù)資料
| 型號： | ADV7120KP80 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | CMOS 80 MHz, Triple 8-Bit Video DAC |
| 中文描述： | TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 188K |
| 代理商： | ADV7120KP80 |
ADV7120
REV. B
–5–
PIN FUNCT ION DE SCRIPT ION
Pin
Mnemonic
Function
BLANK
Composite blank control input (T T L compatible). A logic zero on this control input drives the analog out-
puts, IOR, IOB and IOG, to the blanking level. T he
BLANK
signal is latched on the rising edge of CLOCK .
While
BLANK
is a logical zero, the R0–R7, G0–G7, R0–R7 and REF WHIT E pixel and control inputs are
ignored.
SYNC
Composite sync control input (T T L compatible). A logical zero on the
SYNC
input switches off a 40 IRE
current source on the I
SYNC
output.
SYNC
does not override any other control or data input; therefore, it
should only be asserted during the blanking interval.
SYNC
is latched on the rising edge of CLOCK .
CLOCK
Clock input (T T L compatible). T he rising edge of CLOCK latches the R0–R7, G0–G7, B0–B7,
SYNC
,
BLANK
and REF WHIT E pixel and control inputs. It is typically the pixel clock rate of the video system.
CLOCK should be driven by a dedicated T T L buffer.
REF WHIT E
Reference white control input (T T L compatible). A logical one on this input forces the IOR, IOG and IOB
outputs to the white level, regardless of the pixel input data (R0–R7, G0–G7 and B0–B7). REF WHIT E is
latched on the rising edge of clock.
R0–R7,
G0–G7,
B0–B7
Red, green and blue pixel data inputs (T T L compatible). Pixel data is latched on the rising edge of CLOCK .
R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the
regular PCB power or ground plane.
IOR, IOG, IOB
Red, green, and blue current outputs. T hese high impedance current sources are capable of directly driving
a doubly terminated 75
coaxial cable. All three current outputs should have similar output loads whether
or not they are all being used.
I
SYNC
Sync current output. T his high impedance current source can be directly connected to the IOG output. T his
allows sync information to be encoded onto the green channel. I
SYNC
does not output any current while
SYNC
is at logical zero. T he amount of current output at I
SYNC
while
SYNC
is at logical one is given by:
I
SYNC
(mA) =
3,455
×
V
REF
(V)/ R
SET
(
)
If sync information is not required on the green channel, I
SYNC
should be connected to AGND.
FS ADJUST
Full-scale adjust control. A resistor (R
SET
) connected between this pin and GND, controls the magnitude of
the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output
current.
T he relationship between R
SET
and the full-scale output current on IOG (assuming I
SYNC
is connected to
IOG) is given by:
R
SET
(
) =
12,082
×
V
REF
(V)/IOG (mA)
T he relationship between R
SET
and the full-scale output current on IOR and IOB is given by:
IOR, IOB (mA) =
8,628
×
V
REF
(V)/ R
SET
(
)
Compensation pin. T his is a compensation pin for the internal reference amplifier. A 0.1
μ
F ceramic capaci-
tor must be connected between COMP and V
AA
.
COMP
V
REF
Voltage reference input. An external 1.2 V voltage reference must be connected to this pin. T he use of an ex-
ternal resistor divider network is not recommended. A 0.1
μ
F decoupling ceramic capacitor should be con-
nected between V
REF
and V
AA
.
Analog power supply (5 V
±
5%). All V
AA
pins on the ADV7120 must be connected.
V
AA
GND
Ground. All GND pins must be connected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7120KST30 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120KST50 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120KN50 | CAP 0.022UF 50V 2% NP0(C0G) AXIAL RAD.40 BULK S-MIL-PRF-20 |
| ADV7120KN80 | CAP 0.022UF 50V 5% NP0(C0G) AXIAL RAD.40 BULK R-MIL-PRF-20 |
| ADV7120KN30 | CAP 0.022UF 50V 2% NP0(C0G) AXIAL RAD.40 BULK R-MIL-PRF-20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7120KP80-REEL | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 44-Pin PLCC T/R |
| ADV7120KPZ30 | 功能描述:IC DAC VIDEO 3CH 30MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| ADV7120KPZ50 | 功能描述:IC DAC VIDEO 3CH 50MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| ADV7120KPZ80 | 功能描述:IC DAC VIDEO 3CH 80MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| ADV7120KST30 | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:TRIPLE 8 BIT VIDEO DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC ((NS)) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。