- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374045 > ADV7120KP80 (ANALOG DEVICES INC) CMOS 80 MHz, Triple 8-Bit Video DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7120KP80 |
| 廠(chǎng)商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | CMOS 80 MHz, Triple 8-Bit Video DAC |
| 中文描述： | TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大小： | 188K |
| 代理商： | ADV7120KP80 |
ADV7120
REV. B
–11–
Power Planes
T he PC board layout should have two distinct power planes,
one for analog circuitry and one for digital circuitry. T he analog
power plane should encompass the ADV7120 (V
AA
) and all as-
sociated analog circuitry. T his power plane should be connected
to the regular PCB power plane (V
CC
) at a single point through
a ferrite bead, as illustrated in Figure 8. T his bead should be lo-
cated within three inches of the ADV7120.
T he PCB power plane should provide power to all digital logic
on the PC board, and the analog power plane should provide
power to all ADV7120 power pins, voltage reference circuitry
and any output amplifiers.
T he PCB power and ground planes should not overlay portions
of the analog power plane. K eeping the PCB power and ground
planes from overlaying the analog power plane will contribute to
a reduction in plane-to-plane noise coupling.
Supply Decoupling
Noise on the analog power plane can be further reduced by the
use of multiple decoupling capacitors. (See Figure 8.)
Optimum performance is achieved by the use of 0.1
μ
F ceramic
capacitors. Each of the two groups of V
AA
should be individually
decoupled to ground. T his should be done by placing the ca-
pacitors as close as possible to the device with the capacitor
leads as short as possible, thus minimizing lead inductance.
It is important to note that while the ADV7120 contains cir-
cuitry to reject power supply noise, this rejection decreases with
frequency. If a high frequency switching power supply is used,
the designer should pay close attention to reducing power sup-
ply noise. A dc power supply filter (Murata BNX 002) will pro-
vide EMI suppression between the switching power supply and
the main PCB. Alternatively, consideration could be given to
using a three terminal voltage regulator.
Digital Signal Interconnect
T he digital signal lines to the ADV7120 should be isolated as
much as possible from the analog outputs and other analog cir-
cuitry. Digital signal lines should not overlay the analog power
plane.
Due to the high clock rates used, long clock lines to the
ADV7120 should be avoided so as to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs
should be connected to the regular PCB power plane (V
CC
), and
not the analog power plane.
Analog Signal Interconnect
T he ADV7120 should be located as close as possible to the out-
put connectors thus minimizing noise pickup and reflections
due to impedance mismatch.
T he video output signals should overlay the ground plane, and
not the analog power plane, thereby maximizing the high fre-
quency power supply rejection.
For optimum performance, the analog outputs should each have
a source termination resistance to ground of 75
(doubly ter-
minated 75
configuration). T his termination resistance should
be as close as possible to the ADV7120 so as to minimize
reflections.
Additional information on PCB design is available in an applica-
tion note entitled “Design and Layout of a Video Graphics Sys-
tem for Reduced EMI.” T his application note is available from
Analog Devices, publication number E1309-15-10/89.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7120KST30 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120KST50 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120KN50 | CAP 0.022UF 50V 2% NP0(C0G) AXIAL RAD.40 BULK S-MIL-PRF-20 |
| ADV7120KN80 | CAP 0.022UF 50V 5% NP0(C0G) AXIAL RAD.40 BULK R-MIL-PRF-20 |
| ADV7120KN30 | CAP 0.022UF 50V 2% NP0(C0G) AXIAL RAD.40 BULK R-MIL-PRF-20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7120KP80-REEL | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 44-Pin PLCC T/R |
| ADV7120KPZ30 | 功能描述:IC DAC VIDEO 3CH 30MHZ 44PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| ADV7120KPZ50 | 功能描述:IC DAC VIDEO 3CH 50MHZ 44PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率（每秒）:* |
| ADV7120KPZ80 | 功能描述:IC DAC VIDEO 3CH 80MHZ 44PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率（每秒）:* |
| ADV7120KST30 | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:TRIPLE 8 BIT VIDEO DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC ((NS)) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。