參數(shù)資料
型號： ADV601LCJSTZ
廠商： Analog Devices Inc
文件頁數(shù)： 32/44頁
文件大小： 0K
描述： IC CODEC VIDEO DSP/SRL 120LQFP
標準包裝： 1
類型： 視頻編解碼器
數(shù)據(jù)接口： DSP，串行
分辨率（位）： 8 b
三角積分調(diào)變： 無
電壓 - 電源，模擬： 4.5 V ~ 5.5 V
電壓 - 電源，數(shù)字： 4.5 V ~ 5.5 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 120-LQFP
供應商設備封裝： 120-LQFP（14x14）
包裝： 托盤
ADV601LC
–38–
REV. 0
Host Interface (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Register Timing
The diagrams in this section show transfer timing for host read and write accesses to all of the ADV601LC’s direct registers, except
the Compressed Data register. Accesses to the Indirect Address, Indirect Register Data, and Interrupt Mask/Status registers are
slower than access timing for the Compressed Data register. For information on access timing for the Compressed Data direct regis-
ter, see the Host Interface (Compressed Data) Register Timing section. Note that for accesses to the Indirect Address, Indirect Reg-
ister Data and Interrupt Mask/Status registers, your system MUST observe ACK and RD or WR assertion timing.
Table XXVII. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Read Timing Parameters
Parameter
Description
Min
Max
Unit
tRD_D_RDC
RD Signal, Direct Register, Read Cycle Time (at 27 MHz VCLK)
N/A
1
N/A
ns
tRD_D_PWA
RD Signal, Direct Register, Pulsewidth Asserted (at 27 MHz VCLK)
N/A
1
N/A
ns
tRD_D_PWD
RD Signal, Direct Register, Pulsewidth Deasserted (at 27 MHz VCLK)
5
N/A
ns
tADR_D_RDS
ADR Bus, Direct Register, Read Setup
2
N/A
ns
tADR_D_RDH
ADR Bus, Direct Register, Read Hold
2
N/A
ns
tDATA_D_RDD
DATA Bus, Direct Register, Read Delay
N/A
171.6
2, 3
ns
tDATA_D_RDOH
DATA Bus, Direct Register, Read Output Hold (at 27 MHz VCLK)
26
N/A
ns
tRD_D_WRT
WR Signal, Direct Register, Read-to-Write Turnaround (at 27 MHz VCLK)
48.7
4
N/A
ns
tACK_D_RDD
ACK Signal, Direct Register, Read Delayed (at 27 MHz VCLK)
8.6
287.1
5, 6
ns
tACK_D_RDOH
ACK Signal, Direct Register, Read Output Hold (at 27 MHz VCLK)
11
N/A
ns
NOTES
1
RD input must be asserted (low) until ACK is asserted (low).
2Maximum t
DATA_D_RDD varies with VCLK according to the formula: t DATA_D_RDD (MAX) = 4 (VCLK Period) +16.
3During STATS_R deasserted (low) conditions, t
DATA_D_RDD may be as long as 52 VCLK periods.
4Minimum t
RD_D_WRT varies with VCLK according to the formula: t RD_D_WRT (MIN) = 1.5 (VCLK Period) –4.1.
5Maximum t
ACK_D_RDD varies with VCLK according to formula: t ACK_D_RDD (MAX) = 7 (VCLK Period) +14.8.
6During STATS_R deasserted (low) conditions, t
ACK_D_RDD may be as long as 52 VCLK periods.
VALID
(I) ADR,
BE, CS
(I)
RD
(O) DATA
(O)
ACK
(I)
WR
t
ADR_D_RDS
t
ACK_D_RDOH
t
RD_D_RDC
t
RD_D_PWA
t
RD_D_PWD
t
ADR_D_RDH
t
DATA_D_RDD
t
DATA_D_RDOH
t
RD_D_WRT
t
ACK_D_RDD
Figure 28. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Read Transfer Timing
相關PDF資料
PDF描述
ADV611JSTZ IC CCTV DGTL VIDEO CODEC 120LQFP
ADV7120KPZ30 IC DAC VIDEO 3CH 30MHZ 44PLCC
ADV7125WBCPZ170 IC DAC VIDEO 3-CH 330MHZ 48VFQFN
ADV7171KSZ-REEL IC DAC VIDEO ENC NTSC 44-MQFP
ADV7172KSTZ-REEL IC DAC VIDEO NTSC 6-CH 48-LQFP
相關代理商/技術參數(shù)
參數(shù)描述
ADV601LCJSTZRL 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADV601LC-VIDEOPIPE 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS))
ADV601XS 制造商:Analog Devices 功能描述:
ADV611 制造商:AD 制造商全稱:Analog Devices 功能描述:CLOSED CIRCUIT TV DIGITAL VIDEO CODEC
ADV611JST 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:CLOSED CIRCUIT TV VIDEO CODEC - TQFP PKG - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*