參數(shù)資料
型號： ADUC7061BCPZ32
廠商： Analog Devices Inc
文件頁數(shù)： 25/108頁
文件大小： 0K
描述： IC MCU 16/32BIT 32KB 32LFCSP
產(chǎn)品培訓(xùn)模塊： Weigh Scale Introduction
產(chǎn)品變化通告： ADuC7060/1 Idd Specification Change 01/Feb/2010
設(shè)計資源： USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075)
4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145)
標準包裝： 1
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 10MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： POR，PWM，溫度傳感器，WDT
輸入/輸出數(shù)： 8
程序存儲器容量： 32KB（16K x 16）
程序存儲器類型： 閃存
RAM 容量： 1K x 32
電壓 - 電源 (Vcc/Vdd)： 2.375 V ~ 2.625 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 5x24b，8x24b，D/A 1x14b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
包裝： 管件
產(chǎn)品目錄頁面： 739 (CN2011-ZH PDF)
Data Sheet
ADuC7060/ADuC7061
Rev. D | Page 23 of 108
By default, after a reset, the Flash/EE memory is logically
mapped to Address 0x00000000. It is possible to logically remap
the SRAM to Address 0x00000000 by setting Bit 0 of the remap
MMR located at 0xFFFF0220. To revert Flash/EE to 0x00000000,
Bit 0 of remap is cleared.
It is sometimes desirable to remap RAM to 0x00000000 to optimize
the interrupt latency of the ADuC706x because code can run in
full 32-bit ARM mode and at maximum core speed. Note that,
when an exception occurs, the core defaults to ARM mode.
Remap Operation
When a reset occurs on the ADuC706x, execution starts automati-
cally in the factory programmed internal configuration code.
This so-called kernel is hidden and cannot be accessed by user
code. If the ADuC706x is in normal mode, it executes the power-
on configuration routine of the kernel and then jumps to the
reset vector, Address 0x00000000, to execute the user’s reset
exception routine. Because the Flash/EE is mirrored at the
bottom of the memory array at reset, the reset routine must
always be written in Flash/EE.
The remap command must be executed from the absolute Flash/EE
address and not from the mirrored, remapped segment of memory,
because this may be replaced by SRAM. If a remap operation is
executed while operating code from the mirrored location, pre-
fetch/data aborts can occur, or the user can observe abnormal
program operation. Any kind of reset logically remaps the Flash/EE
memory to the bottom of the memory array.
Remap Register
Name:
Remap
Address:
0xFFFF0220
Default value: 0x0000
Access:
Read and write
Function:
This 8-bit register allows user code to remap
either RAM or Flash/EE space into the bottom
of the ARM memory space starting at
Address 0x00000000.
Table 12. Remap MMR Bit Designations
Bit
Description
7:1
Reserved. These bits are reserved and should be written
as 0 by user code.
0
Remap bit.
Set by user to remap the SRAM to 0x00000000.
Cleared automatically after reset to remap the Flash/EE
memory to 0x00000000.
FLASH/EE CONTROL INTERFACE
Serial and JTAG programming use the Flash/EE control
interface, which includes the eight MMRs outlined in this
section. Note that the flash page size is 512 bytes.
FEESTA Register
FEESTA is a read-only register that reflects the status of the
flash control interface as described in Table 13.
Name:
FEESTA
Address:
0xFFFF0E00
Default value:
0x0020
Access:
Read
Table 13. FEESTA MMR Bit Designations
Bit
Description
15:6
Reserved.
5
Reserved.
4
Reserved.
3
Flash interrupt status bit. Set automatically when an
interrupt occurs, that is, when a command is complete
and the Flash/EE interrupt enable bit in the FEEMOD
register is set. Cleared when reading the FEESTA
register.
2
Flash/EE controller busy. Set automatically when the
controller is busy. Cleared automatically when the
controller is not busy.
1
Command fail. Set automatically when a command
completes unsuccessfully. Cleared automatically when
reading the FEESTA register.
0
Command pass. Set by the MicroConverter when a
command completes successfully. Cleared
automatically when reading the FEESTA register.
FEEMOD Register
FEEMOD sets the operating mode of the flash control interface.
Table 14 lists FEEMOD MMR bit designations.
Name:
FEEMOD
Address:
0xFFFF0E04
Default value:
0x0000
Access:
Read and write
Table 14. FEEMOD MMR Bit Designations
Bit
Description
15:9
Reserved.
8
Reserved. Always set this bit to 1.
7:5
Reserved. Always set these bits to 0 except when
writing keys.
4
Flash/EE interrupt enable.
Set by user to enable the Flash/EE interrupt. The
interrupt occurs when a command is complete.
Cleared by user to disable the Flash/EE interrupt.
3
Erase/write command protection.
Set by user to enable the erase and write commands.
Cleared to protect the Flash/EE against the erase/write
command.
2:0
Reserved. Always set these bits to 0.
相關(guān)PDF資料
PDF描述
ADUC7121BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7122BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7126BSTZ126-RL IC MCU 16/32B 126KB FLASH 80LQFP
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
ADUC812BSZ-REEL IC MCU FLASH 12BIT ADC 52MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7061BCPZ32-RL 功能描述:IC MCU 16/32BIT 32KB 32LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC70SMARTLINKRL7 制造商:Analog Devices 功能描述:
ADUC70TEL 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays
ADUC70TEL-RL7 制造商:Analog Devices 功能描述:
ADUC7120BBCZ 制造商:Analog Devices 功能描述:- Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*