參數(shù)資料
型號(hào): ADSP-BF518BSWZ-4F4
廠商: Analog Devices Inc
文件頁數(shù): 26/68頁
文件大小: 0K
描述: IC DSP 16/32B 400MHZ LP 176LQFP
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: 定點(diǎn)
接口: 以太網(wǎng),I²C,PPI,RSI,SPI,SPORT,UART/USART
時(shí)鐘速率: 400MHz
非易失內(nèi)存: 閃存(4Mb)
芯片上RAM: 116kB
電壓 - 輸入/輸出: 1.8V,2.5V,3.3V
電壓 - 核心: 1.30V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 176-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 176-LQFP-EP(24x24)
包裝: 托盤
Rev. B
|
Page 32 of 68
|
January 2011
ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F
External DMA Request Timing
Table 29 and Figure 13 describe the External DMA Request
operations.
Table 29. External DMA Request Timing1
VDDMEM/VDDEXT
1.8 V Nominal
VDDMEM/VDDEXT
2.5 V/3.3 V Nominal
Parameter
Min
Max
Min
Max
Unit
Timing PRequirements
tDR
DMARx Asserted to CLKOUT High Setup
9
7.2
ns
tDH
CLKOUT High to DMARx Deasserted Hold Time
0
ns
tDMARACT
DMARx Active Pulse Width
tSCLK + 1
ns
tDMARINACT
DMARx Inactive Pulse Width
1.75 × tSCLK
ns
1 Because the external DMA control pins are part of the VDDEXT power domain and the CLKOUT signal is part of the VDDMEM power domain, systems in which VDDEXT and
VDDMEM are NOT equal may require level shifting logic for correct operation.
Figure 13. External DMA Request Timing
CLKOUT
tDS
DMAR0/1
(ACTIVE LOW)
DMAR0/1
(ACTIVE HIGH)
tDMARACT
tDMARINACT
tDH
相關(guān)PDF資料
PDF描述
ADSP-BF526KBCZ-4C2 IC DSP CTRLR 400MHZ 289CSPBGA
ADSP-BF535PKB-350 IC DSP CONTROLLER 16BIT 260 BGA
ADSP-BF538BBCZ-4A IC DSP CTLR 16BIT 316CSPBGA
ADSP-BF547YBCZ-4A IC DSP BLACKFIN 400MHZ 400CSPBGA
ADSP-BF592BCPZ IC DSP CTRLR 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF518BSWZ-4FX 制造商:Analog Devices 功能描述:BLACKFIN EMBEDDED PROCESSOR - Trays
ADSP-BF518BSWZ-4X 制造商:Analog Devices 功能描述:
ADSP-BF518FKBCZENG 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Trays
ADSP-BF518KBCZ-4 制造商:Analog Devices 功能描述:
ADSP-BF518KBCZ-4FX 制造商:Analog Devices 功能描述:BLACKFIN EMBEDDED PROCESSOR - Trays