參數(shù)資料
型號(hào)： ADSP-21XX
廠商： Analog Devices, Inc.
英文描述： ADSP-2100 Family DSP Microcomputers
中文描述： 的ADSP - 2100系列DSP的微機(jī)
文件頁(yè)數(shù)： 6/32頁(yè)
文件大?。?/td> 231K
代理商： ADSP-21XX
ADSP-21mod870
–6–
REV. 0
Interrupts
The interrupt controller allows the processor to respond to the
eleven possible interrupts and reset with minimum overhead.
The ADSP-21mod870 provides four dedicated external inter-
rupt input pins,
IRQ2
,
IRQL0
,
IRQL1
, and
IRQE
(shared with
the PF7:4 pins). In addition, SPORT1 may be reconfigured for
IRQ0
,
IRQ1
, FLAG_IN and FLAG_OUT, for a total of six
external interrupts. The ADSP-21mod870 also supports internal
interrupts from the timer, the byte DMA port, the two serial
ports, software and the power-down control circuit. The inter-
rupt levels are internally prioritized and individually maskable
(except power down and reset). The
IRQ2
,
IRQ0
and
IRQ1
input pins can be programmed to be either level- or edge-
sensitive.
IRQL0
and
IRQL1
are level-sensitive and
IRQE
is
edge-sensitive. The priorities and vector addresses of all inter-
rupts are shown in Table I.
Table I. Interrupt Priority and Interrupt Vector Addresses
Source of Interrupt
Interrupt Vector Address (Hex)
Reset (or Power-Up with
PUCR = 1)
Power-Down (Nonmaskable) 002C
IRQ2
IRQL1
IRQL0
SPORT0 Transmit
SPORT0 Receive
IRQE
BDMA Interrupt
SPORT1 Transmit or
IRQ1
0020
SPORT1 Receive or
IRQ0
Timer
0000 (Highest Priority)
0004
0008
000C
0010
0014
0018
001C
0024
0028 (Lowest Priority)
Interrupt routines can either be nested with higher priority inter-
rupts taking precedence or processed sequentially. Interrupts can
be masked or unmasked with the IMASK register. Individual
interrupt requests are logically ANDed with the bits in IMASK;
the highest priority unmasked interrupt is then selected. The
power-down interrupt is nonmaskable.
The ADSP-21mod870 masks all interrupts for one instruction
cycle following the execution of an instruction that modifies the
IMASK register. This does not affect serial port autobuffering or
DMA transfers.
The interrupt control register, ICNTL, controls interrupt nesting
and defines the
IRQ0
,
IRQ1
and
IRQ2
external interrupts to be
either edge- or level-sensitive. The
IRQE
pin is an external edge
sensitive interrupt and can be forced and cleared. The
IRQL0
and
IRQL1
pins are external level-sensitive interrupts.
The IFC register is a write-only register used to force and clear
interrupts. On-chip stacks preserve the processor status and are
automatically maintained during interrupt handling. The stacks
are twelve levels deep to allow interrupt, loop, and subroutine
nesting. The following instructions allow global enable or disable
servicing of the interrupts (including power down), regardless of
the state of IMASK. Disabling the interrupts does not affect serial
port autobuffering or DMA.
ENA INTS;
DIS INTS;
When the processor is reset, interrupt servicing is enabled.
LOW POWER OPERATION
The ADSP-21mod870 has three low power modes that signifi-
cantly reduce the power dissipation when the device operates
under standby conditions. These modes are:
Power-Down
Idle
Slow Idle
The CLKOUT pin may also be disabled to reduce external
power dissipation.
Power-Down
The ADSP-21mod870 Internet gateway processor has a low
power feature that lets the processor enter a very low power
dormant state through hardware or software control. Here is a
brief list of power-down features. Refer to the
ADSP-2100 Fam-
ily User’s Manual, Third Edition
, “System Interface” chapter, for
detailed information about the power-down feature.
Quick recovery from power-down. The processor begins
executing instructions in as few as 400 CLKIN cycles.
Support for an externally generated TTL or CMOS processor
clock. The external clock can continue running during power-
down without affecting the lowest power rating and 400 CLKIN
cycle recovery.
Support for crystal operation includes disabling the oscillator
to save power (the processor automatically waits approxi-
mately 4096 CLKIN cycles for the crystal oscillator to start or
stabilize), and letting the oscillator run to allow 400 CLKIN
cycle startup.
Power-down is initiated by either the power-down pin (PWD)
or the software power-down force bit. Interrupt support al-
lows an unlimited number of instructions to be executed
before optionally powering down. The power-down interrupt
also can be used as a nonmaskable, edge-sensitive interrupt.
Context clear/save control allows the processor to continue
where it left off or start with a clean context when leaving the
power-down state.
The RESET pin also can be used to terminate power-down.
Power-down acknowledge pin indicates when the processor
has entered power-down.
Idle
When the ADSP-21mod870 is in the Idle Mode, the processor
waits indefinitely in a low power state until an interrupt occurs.
When an unmasked interrupt occurs, it is serviced; execution
then continues with the instruction following the IDLE instruc-
tion. In Idle Mode IDMA, BDMA and autobuffer cycle steals
still occur.
Slow Idle
The IDLE instruction is enhanced on the ADSP-21mod870 to
let the processor’s internal clock signal be slowed, further reduc-
ing power consumption. The reduced clock frequency, a pro-
grammable fraction of the normal clock rate, is specified by a
selectable divisor given in the IDLE instruction.
The format of the instruction is
IDLE (
n
);
where
n
= 16, 32, 64 or 128. This instruction keeps the processor
fully functional, but operating at the slower clock rate. While it is
in this state, the processor’s other internal clock signals, such as
SCLK, CLKOUT and timer clock, are reduced by the same
相關(guān)PDF資料
PDF描述
ADSP-21MOD970-110 Multiport Internet Gateway Processor Solution
ADSP-21mod970-110 Data Pump Solution Gateway Processor Solution(多端口網(wǎng)關(guān)處理器解決方案)
ADSP-21MOD980N MultiPort Internet Gateway Processor
ADSP-21MOD980N-000 CAP 27PF 100V 10% X7R AXIAL BULK M-MIL-PRF-39014
ADSP-21MSP58BST-104 DSP Microcomputers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-3128AJG 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
ADSP-3128ASG/883B 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-3201JG 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
ADSP-3201KG 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:MULTIPLIER, 144 Pin, Ceramic, PGA
ADSP-3201TG 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*