- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374037 > ADSP-21XX4444 (Analog Devices, Inc.) ADSP-2100 Family DSP Microcomputers PDF資料下載
參數(shù)資料
| 型號： | ADSP-21XX4444 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ADSP-2100 Family DSP Microcomputers |
| 中文描述： | 的ADSP - 2100系列DSP的微機 |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 231K |
| 代理商： | ADSP-21XX4444 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADSP-21mod870
–10–
REV. 0
Data Memory (Full Memory Mode)
is a 16-bit-wide space
used for the storage of data variables and for memory-mapped
control registers. The ADSP-21mod870 has 32K words on Data
Memory RAM on chip, consisting of 16,352 user-accessible
locations and 32 memory-mapped registers. Support also exists
for up to two 8K external memory overlay spaces through the
external data bus. All internal accesses complete in one cycle.
Accesses to external memory are timed using the wait states
specified by the DWAIT register.
Data Memory (Host Mode)
allows access to all internal
memory. External overlay access is limited by a single external
address line (A0). The DMOVLAY bits are defined in Table IV.
Table IV. DMOVLAY Bits
DMOVLAY Memory
A13
A12:0
0, 4, 5
1
Internal
External
Overlay 1
Not Applicable Not Applicable
13 LSBs of Address
Between 0x2000
and 0x3FFF
13 LSBs of Address
Between 0x2000
and 0x3FFF
0
2
External
Overlay 2
1
I/O Space (Full Memory Mode)
The ADSP-21mod870 supports an additional external memory
space called I/O space. This space is designed to support simple
connections to peripherals (such as data converters and external
registers) or to bus interface ASIC data registers. I/O space
supports 2048 locations of 16-bit-wide data. The lower eleven
bits of the external address bus are used; the upper 3 bits are
undefined. Two instructions were added to the core ADSP-2100
Family instruction set to read from and write to I/O memory
space. The I/O space also has four dedicated three-bit wait state
registers, IOWAIT0-3, which specify up to seven wait states to
be automatically generated for each of four regions. The wait
states act on address ranges as shown in Table V.
Table V. Wait States
Address Range
Wait State Register
0x000–0x1FF
0x200–0x3FF
0x400–0x5FF
0x600–0x7FF
IOWAIT0
IOWAIT1
IOWAIT2
IOWAIT3
Composite Memory Select (
CMS
)
The ADSP-21mod870 has a programmable memory select
signal that is useful for generating memory select signals for
memories mapped to more than one space. The
CMS
signal is
generated to have the same timing as each of the individual
memory select signals (
PMS
,
DMS
,
BMS
,
IOMS
) but can com-
bine their functionality.
Each bit in the CMSSEL register, when set, causes the
CMS
signal to be asserted when the selected memory select is as-
serted. For example, to use a 32K word memory to act as both
program and data memory, set the
PMS
and
DMS
bits in the
CMSSEL register and use the
CMS
pin to drive the chip select
of the memory, and use either
DMS
or
PMS
as the additional
address bit.
The
CMS
pin functions like the other memory select signals with
the same timing and bus request logic. A 1 in the enable bit
causes the assertion of the
CMS
signal at the same time as the
selected memory select signal. All enable bits default to 1 at reset,
except
BMS
.
Boot Memory Select (
BMS
) Disable
The ADSP-21mod870 lets you boot the processor from one
external memory space while using a different external memory
space for BDMA transfers during normal operation. You can
use the
CMS
to select the first external memory space for
BDMA transfers and
BMS
to select the second external space
for booting. The
BMS
signal can be disabled by setting Bit 3 of
the system control register to 1. The system control register is
illustrated in Figure 7.
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
1
15 14
13 12 11
10
9
8
7
6
5
4
3
2
1
0
DM (0x3FFF)
SYSTEM CONTROL REGISTER
1 = ENABLSPORT0 ENABLE
SPORT1 ENABLE
1 = ENABLED, 0 = DISABLED
SPORT1 CONFIGURE
1 = SERIAL PORT
0 = FI, FO,
IRQ0
,
IRQ1
, SCLK
PWAIT
BMS
ENABLE
0 = ENABLED, 1 = DISABLED
Figure 7. System Control Register
Byte Memory
The byte memory space is a bidirectional, 8-bit-wide, external
memory space used to store programs and data. Byte memory is
accessed using the BDMA feature. The byte memory space
consists of 256 pages, each of which is 16K
×
8.
The byte memory space on the ADSP-21mod870 supports read
and write operations as well as four different data formats. The
byte memory uses data bits 15:8 for data. The byte memory uses
data bits 23:16 and address bits 13:0 to create a 22-bit address.
This allows up to a 4 meg
×
8 (32 megabit) ROM or RAM to be
used without glue logic. All byte memory accesses are timed by
the BMWAIT register.
Byte Memory DMA (BDMA, Full Memory Mode)
The byte memory DMA controller allows loading and storing of
program instructions and data using the byte memory space.
The BDMA circuit is able to access the byte memory space
while the processor is operating normally and steals only one
processor cycle per 8-, 16- or 24-bit word transferred.
BDMA CONTROL
9
8
BMPAGE
BDMA
OVERLAY
BITS
BTYPE
BDIR
0 = LOAD FROM BM
1 = STORE TO BM
BCR
0 = RUN DURING BDMA
1 = HALT DURING BDMA
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
15 14 13 12 11 10
7
6
5
4
3
2
1
0
DM (0x3FE3)
Figure 8. BDMA Control Register
The BDMA circuit supports four different data formats which
are selected by the BTYPE register field. The appropriate num-
ber of 8-bit accesses are done from the byte memory space to
build the word size selected. Table VI shows the data formats
supported by the BDMA circuit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21MSP5859 | LM101A/LM201A/LM301A Operational Amplifiers; Package: MDIP; No of Pins: 8; Qty per Container: 40; Container: Rail |
| ADSP-21XX | ADSP-2100 Family DSP Microcomputers |
| ADSP-21MOD970-110 | Multiport Internet Gateway Processor Solution |
| ADSP-21mod970-110 | Data Pump Solution Gateway Processor Solution(多端口網(wǎng)關(guān)處理器解決方案) |
| ADSP-21MOD980N | MultiPort Internet Gateway Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-3128AJG | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADSP-3128ASG/883B | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-3201JG | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADSP-3201KG | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:MULTIPLIER, 144 Pin, Ceramic, PGA |
| ADSP-3201TG | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。