- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374035 > ADSP-2183KST-133 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | ADSP-2183KST-133 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 24-BIT, 16.67 MHz, OTHER DSP, PQFP128 |
| 封裝： | METRIC, PLASTIC, TQFP-128 |
| 文件頁數(shù)： | 3/31頁 |
| 文件大?。?/td> | 252K |
| 代理商： | ADSP-2183KST-133 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
ADSP-2183
–3–
REV. C
In addition to the address and data bus for external memory
connection, the ADSP-2183 has a 16-bit Internal DMA port
(IDMA port) for connection to external systems. The IDMA
port is made up of 16 data/address pins and five control pins.
The IDMA port provides transparent, direct access to the DSPs
on-chip program and data RAM.
An interface to low cost byte-wide memory is provided by the
Byte DMA port (BDMA port). The BDMA port is bidirectional
and can directly address up to four megabytes of external RAM
or ROM for off-chip storage of program overlays or data tables.
The byte memory and I/O memory space interface supports
slow memories and I/O memory-mapped peripherals with pro-
grammable wait state generation. External devices can gain
control of external buses with bus request/grant signals (
BR
,
BGH
and
BG
). One execution mode (Go Mode) allows the
ADSP-2183 to continue running from on-chip memory. Normal
execution mode requires the processor to halt while buses are
granted.
The ADSP-2183 can respond to thirteen possible interrupts,
eleven of which are accessible at any given time. There can be
up to six external interrupts (one edge-sensitive, two level-
sensitive and three configurable) and seven internal interrupts
generated by the timer, the serial ports (SPORTs), the Byte
DMA port and the power-down circuitry. There is also a master
RESET
signal.
The two serial ports provide a complete synchronous serial inter-
face with optional companding in hardware and a wide variety of
framed or frameless data transmit and receive modes of operation.
Each port can generate an internal programmable serial clock or
accept an external serial clock.
The ADSP-2183 provides up to 13 general-purpose flag pins.
The data input and output pins on SPORT1 can be alternatively
configured as an input flag and an output flag. In addition, eight
flags are programmable as inputs or outputs and three flags are
always outputs.
A programmable interval timer generates periodic interrupts. A
16-bit count register (TCOUNT) is decremented every
n
pro-
cessor cycle, where
n
is a scaling value stored in an 8-bit register
(TSCALE). When the value of the count register reaches zero,
an interrupt is generated and the count register is reloaded from
a 16-bit period register (TPERIOD).
Serial Ports
The ADSP-2183 incorporates two complete synchronous serial
ports (SPORT0 and SPORT1) for serial communications and
multiprocessor communication.
Here is a brief list of the capabilities of the ADSP-2183
SPORTs. Refer to the
ADSP-2100 Family User’s Manual,
Third
Edition
,
for further details.
SPORTs are bidirectional and have a separate, double-
buffered transmit and receive section.
SPORTs can use an external serial clock or generate their
own serial clock internally.
SPORTs have independent framing for the receive and trans-
mit sections. Sections run in a frameless mode or with frame
synchronization signals, internally or externally generated.
Frame sync signals are active high or inverted, with either of
two pulsewidths and timings.
OUTPUT REGS
ALU
OUTPUT REGS
MAC
TIMER
INPUT REGS
INPUT REGS
GAD#1
GAD#2
PMA BUS
DMA BUS
PMD BUS
IREGISTER
PROGRAM
EXBUS
DMD BUS
PSRAM
16k 24
DATA
SRAM
DMA
CONTROLLER
MUX
14
14
24
16
BUS
PMA BUS
DMA BUS
PMD BUS
INPUT REGS
SHIFTER
OUTPUT REGS
R BUS
16
TRANSMIT REG
RECEIVE REG
SERIAL
TRANSMIT REG
RECEIVE REG
SERIAL
CCIRCUITRY
5
5
INDMA
PORT
INTERRUPTS
DOWN
CLOGIC
2
8
3
MUX
PROGRI/O
FLAGS
14
ADDRESS
BUS
EXDATA
BUS
16
4
24
ADSP-2183 INTEGRATION
21xx CORE
Figure 1. Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2183KST-160 | DSP Microcomputer |
| ADSP-2183KCA-210 | DSP Microcomputer |
| ADSP-2183KST-210 | DSP Microcomputer |
| ADSP-2183 | LM2941/LM2941C 1A Low Dropout Adjustable Regulator; ; Container: Tray |
| ADSP-2183BST-160 | DSP Microcomputer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2183KST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 128-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V,16BITDSP,40MIPS,16KWRDSPM/DM,128TQF - Bulk |
| ADSP-2183KST-210 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 52MHz 52MIPS 128-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V 16BITDSP,52MIPS,16KWORDSPM/DM,128TQ - Bulk 制造商:Analog Devices 功能描述:Digital Signal Processor IC |
| ADSP-2183KST-210X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| ADSP-2183KSTZ-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 128-Pin LQFP |
| ADSP-2183KSTZ-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 128-Pin LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。