- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19403 > ADSP-21261SKSTZ150 (Analog Devices Inc)IC DSP 32BIT 150MHZ 144LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21261SKSTZ150 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 34/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 32BIT 150MHZ 144LQFP |
| 產(chǎn)品培訓模塊： | SHARC Processor Overview |
| 標準包裝： | 60 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | DAI，SPI |
| 時鐘速率： | 150MHz |
| 非易失內(nèi)存： | ROM（384 kB） |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-LQFP |
| 供應商設備封裝： | 144-LQFP（20x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Rev. 0
|
Page 4 of 44
|
March 2006
ADSP-21261
GENERAL DESCRIPTION
The ADSP-21261 SHARC DSP is a member of the SIMD
SHARC family of DSPs featuring Analog Devices Super Har-
vard Architecture. The ADSP-21261 is source code compatible
with the ADSP-2126x, ADSP-21160, and ADSP-21161 DSPs, as
well as with first generation ADSP-2106x SHARC processors in
SISD (single-instruction, single-data) mode. Like other SHARC
DSPs, the ADSP-21261 is a 32-bit/40-bit floating-point proces-
sor optimized for high performance signal processing applica-
tions with its dual-ported on-chip SRAM, mask-programmable
ROM, multiple internal buses to eliminate I/O bottlenecks, and
an innovative digital applications interface.
As shown in the Functional Block Diagram on Page 1, the
ADSP-21261 uses two computational units to deliver a five to 10
times performance increase over previous SHARC processors
on a range of DSP algorithms. Fabricated in a state-of-the-art,
high speed, CMOS process, the ADSP-21261 DSP achieves an
instruction cycle time of 6.67 ns at 150 MHz. With its SIMD
computational hardware, the ADSP-21261 can perform
900 MFLOPS running at 150 MHz.
Table 1 shows performance benchmarks for the ADSP-21261.
The ADSP-21261 continues SHARC’s industry-leading stan-
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The block diagram of the ADSP-21261 on Page 1 illustrates the
following architectural features:
Two processing elements, each containing an ALU, multi-
plier, shifter, and data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core at every core pro-
cessor cycle
Three programmable interval timers with PWM genera-
tion, PWM capture/pulse width measurement, and
external event counter capabilities
On-chip dual-ported SRAM (1M bit)
On-chip dual-ported, mask-programmable ROM
(3M bit)
JTAG test access port
8- or 16-bit parallel port that supports interfaces to off-chip
memory peripherals
DMA controller
Four full-duplex serial ports
SPI-compatible interface
Digital applications interface that includes two precision
clock generators (PCG), an input data port (IDP), four
serial ports, eight serial interfaces, a 20-bit synchronous
parallel input port, 10 interrupts, six flag outputs, six flag
inputs, three programmable timers, and a flexible signal
routing unit (SRU)
Figure 2 shows one sample configuration of a SPORT using the
precision clock generator to interface with an I2S ADC and an
I2S DAC with a much lower jitter clock than the serial port
would generate itself. Many other SRU configurations are
possible.
ADSP-21261 FAMILY CORE ARCHITECTURE
The ADSP-21261 is code compatible at the assembly level with
the ADSP-2126x, ADSP-2136x, ADSP-2116x, and the first gen-
eration ADSP-2106x SHARC DSPs. The ADSP-21261 shares
architectural features with the ADSP-2126x, ADSP-2136x, and
ADSP-2116x SIMD SHARC family of DSPs, as detailed in the
following sections.
SIMD Computational Engine
The ADSP-21261 contains two computational processing ele-
ments that operate as a single-instruction, multiple-data
(SIMD) engine. The processing elements are referred to as PEX
and PEY and each contains an ALU, multiplier, shifter, and reg-
ister file. PEX is always active, and PEY may be enabled by
setting the PEYEN mode bit in the MODE1 register. When this
mode is enabled, the same instruction is executed in both pro-
cessing elements, but each processing element operates on
different data. This architecture is efficient at executing math
intensive DSP algorithms.
Entering SIMD mode also has an effect on the way data is trans-
ferred between memory and the processing elements. When in
SIMD mode, twice the data bandwidth is required to sustain
computational operation in the processing elements. Because of
this requirement, entering SIMD mode also doubles the band-
width between memory and the processing elements. When
using the DAGs to transfer data in SIMD mode, two data values
are transferred with each access of memory or the register file.
Independent, Parallel Computation Units
Within each processing element is a set of computational units.
The computational units consist of an arithmetic/logic unit
(ALU), multiplier, and shifter. These units perform all opera-
tions in a single cycle. The three units within each processing
Table 1. ADSP-21261 Benchmarks (at 150 MHz)
Benchmark Algorithm
Speed
(at 150 MHz)
1024 Point Complex FFT (Radix 4, with reversal) 46
μs
FIR Filter (per tap)1
1 Assumes two files in multichannel SIMD mode.
2.5 ns
IIR Filter (per biquad)1
10 ns
Matrix Multiply (pipelined)
[3×3] × [3×1]
[4×4] × [4×1]
22.5 ns
40 ns
Divide (y/×)
15 ns
Inverse Square Root
22.5 ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-BF531SBBCZ4RL | IC DSP CTLR 16BIT 400MHZ 160-CSP |
| MAX6504UKP005+T | IC TEMP SWITCH SOT23-5 |
| TPSB476K010A0250 | CAP TANT 47UF 10V 10% 1210 |
| TPSB476K006H0500 | CAP TANT 47UF 6.3V 10% 1210 |
| VI-B63-EU-B1 | CONVERTER MOD DC/DC 24V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21262_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor |
| ADSP-21262KSTZ200 | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21262SBBC-150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21262SBBCZ150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購，3分鐘左右您將得到回復。