- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374032 > ADSP-2100A (Analog Devices, Inc.) ADSP-2100 Family DSP Microcomputers PDF資料下載
參數(shù)資料
| 型號： | ADSP-2100A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ADSP-2100 Family DSP Microcomputers |
| 中文描述： | 的ADSP - 2100系列DSP的微機 |
| 文件頁數(shù)： | 5/64頁 |
| 文件大?。?/td> | 668K |
| 代理商： | ADSP-2100A |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
ADSP-21xx
REV. B
–5–
Figure 1. ADSP-21xx Block Diagram
One bus grant execution mode (GO Mode) allows the ADSP-
21xx to continue running from internal memory. A second
execution mode requires the processor to halt while buses are
granted.
Each ADSP-21xx processor can respond to several different
interrupts. T here can be up to three external interrupts,
configured as edge- or level-sensitive. Internal interrupts can be
generated by the timer, serial ports, and, on the ADSP-2111,
the host interface port. T here is also a master
RESET
signal.
Booting circuitry provides for loading on-chip program memory
automatically from byte-wide external memory. After reset,
three wait states are automatically generated. T his allows, for
example, a 60 ns ADSP-2101 to use a 200 ns EPROM as
external boot memory. Multiple programs can be selected and
loaded from the EPROM with no additional hardware.
T he data receive and transmit pins on SPORT 1 (Serial Port 1)
can be alternatively configured as a general-purpose input flag
and output flag. You can use these pins for event signalling to
and from an external device. T he ADSP-2111 has three
additional flag outputs whose states are controlled through
software.
A programmable interval timer can generate periodic interrupts.
A 16-bit count register (T COUNT ) is decremented every
n
cycles, where
n–1
is a scaling value stored in an 8-bit register
(T SCALE). When the value of the count register reaches zero,
an interrupt is generated and the count register is reloaded from
a 16-bit period register (T PERIOD).
Serial Ports
T he ADSP-21xx processors include two synchronous serial
ports (“SPORT s”) for serial communications and multiproces-
sor communication. All of the ADSP-21xx processors have two
serial ports (SPORT 0, SPORT 1) except for the ADSP-2105,
which has only SPORT 1.
T he serial ports provide a complete synchronous serial interface
with optional companding in hardware. A wide variety of
framed or frameless data transmit and receive modes of opera-
tion are available. Each SPORT can generate an internal
programmable serial clock or accept an external serial clock.
Each serial port has a 5-pin interface consisting of the following
signals:
Signal Name
SCLK
RFS
T FS
DR
DT
Function
Serial Clock (I/O)
Receive Frame Synchronization (I/O)
T ransmit Frame Synchronization (I/O)
Serial Data Receive
Serial Data T ransmit
T he ADSP-21xx serial ports offer the following capabilities:
Bidirectional
—Each SPORT has a separate, double-buffered
transmit and receive function.
Flexible Clocking
—Each SPORT can use an external serial
clock or generate its own clock internally.
R Bus
16
DMD BUS
HOST
PORT
CONTROL
PMD BUS
DMA BUS
PMA BUS
14
24
16
EXTERNAL
ADDRESS
BUS
EXTERNAL
DATA
BUS
HOST
PORT
DATA
BOOT
ADDRESS
GENERATOR
TIMER
14
11
BUS
EXCHANGE
COMPANDING
CIRCUITRY
5
16
24
RECEIVE REG
TRANSMIT REG
SERIAL
PORT 1
EXTERNAL
HOST PORT
BUS
16
DMA BUS
PMA BUS
DMD BUS
PMD BUS
HOST INTERFACE PORT
(ADSP-2111 Only)
FLAGS
(ADSP-2111 Only)
3
PROGRAM
SEQUENCER
INSTRUCTION
REGISTER
PROGRAM
MEMORY
SRAM
or ROM
DATA
MEMORY
SRAM
DATA
ADDRESS
GENERATOR
#2
DATA
ADDRESS
GENERATOR
#1
14
INPUT REGS
OUTPUT REGS
SHIFTER
INPUT REGS
OUTPUT REGS
MAC
INPUT REGS
OUTPUT REGS
ALU
RECEIVE REG
SERIAL
PORT 0
(Not on ADSP-2105)
TRANSMIT REG
5
MUX
24
MUX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2101 | 16-Bit Fixed-Point DSP(16位定點型DSP) |
| ADSP-21060KB-160 | ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21060 | ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21060L | ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21060LAB-160 | ADSP-2106x SHARC DSP Microcomputer Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2100AJG | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100AJP | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100AKG | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100AKP | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100ASG | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。