- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375263 > ADS1256IDBT Very Low Noise, 24-Bit Analog-to-Digital Converter PDF資料下載
參數(shù)資料
| 型號： | ADS1256IDBT |
| 英文描述： | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| 中文描述： | 極低噪聲，24位模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 18/39頁 |
| 文件大?。?/td> | 427K |
| 代理商： | ADS1256IDBT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
SBAS288D JUNE 2003 REVISED AUGUST 2004
www.ti.com
18
DIGITAL FILTER
The programmable low-pass digital filter receives the
modulator output and produces a high-resolution digital
output. By adjusting the amount of filtering, tradeoffs can
be made between resolution and data rate: filter more for
higher resolution, filter less for higher data rate. The filter
is comprised of two sections, a fixed filter followed by a
programmable filter. Figure 13 shows the block diagram of
the analog modulator and digital filter. Data is supplied to
the filter from the analog modulator at a rate of f
CLKIN
/4.
The fixed filter is a 5th-order sinc filter with a decimation
value of 64 that outputs data at a rate of f
CLKIN
/256. The
second stage of the filter is a programmable averager
(1st-order sinc filter) with the number of averages set by
the DRATE register. The data rate is a function of the
number of averages (Num_Ave) and is given by
Equation 1.
Data Rate
f
CLKIN
256
1
Num_Ave
Num_Ave
(set by DRATE)
Modulator Rate =
fCLKIN/4
Analog
Modulator
sinc5
Filter
Programmable
Averager
Digital Filter
DataRate
f
CLKIN
256
DataRate
f
CLKIN
256
1
Num_Ave
Figure 13. Block Diagram of the Analog
Modulator and Digital Filter
Table 11 shows the averaging and corresponding data rate
for each of the 16 valid DRATE register settings when
f
CLKIN
= 7.68MHz. Note that the data rate scales directly
with the CLKIN frequency. For example, reducing f
CLKIN
from 7.68MHz to 3.84MHz reduces the data rate for
DR[7:0] = 11110000 from 30,000SPS to 15,000SPS.
Table 11. Number of Averages and Data Rate for
Each Valid DRATE Register Setting
DRATE
DR[7:0]
NUMBER OF AVERAGES FOR
PROGRAMMABLE FILTER
(Num_Ave)
DATA RATE(1)
(SPS)
11110000
1 (averager bypassed)
30,000
11100000
2
15,000
11010000
4
7500
11000000
8
3750
10110000
15
2000
10100001
30
1000
10010010
60
500
10000010
300
100
01110010
500
60
01100011
600
50
01010011
1000
30
01000011
1200
25
00110011
2000
15
00100011
3000
10
00010011
6000
5
00000011
(1)for fCLKIN = 7.68MHz.
12,000
2.5
(1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS1255 | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1256 | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1271 | 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER |
| ADS1271IPW | 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER |
| ADS1271IPWR | 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1256IDBTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1257IRGWR | 功能描述:ANALOG TO DIGITAL CONVERTERS - A 制造商:texas instruments 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 封裝/外殼:20-VQFN 裸露焊盤 供應(yīng)商器件封裝:20-VQFN（5x5） 標(biāo)準(zhǔn)包裝:3,000 |
| ADS1257IRGWT | 功能描述:24 Bit Analog to Digital Converter 2, 3 Input 1 Sigma-Delta 20-VQFN (5x5) 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:30k 輸入數(shù):2，3 輸入類型:差分，單端 數(shù)據(jù)接口:SPI 配置:MUX-PGA-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:1.8 V ~ 3.6 V 特性:PGA 工作溫度:-40°C ~ 105°C 封裝/外殼:20-VQFN 裸露焊盤 供應(yīng)商器件封裝:20-VQFN（5x5） 標(biāo)準(zhǔn)包裝:1 |
| ADS1258 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-Channel, 24-Bit Analog-to-Digital Converter |
| ADS1258-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-CHANNEL, 24-BIT ANALOG-TO-DIGITAL CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。