- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375263 > ADS1255IDBR Very Low Noise, 24-Bit Analog-to-Digital Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS1255IDBR |
| 英文描述： | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| 中文描述： | 極低噪聲，24位模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 6/39頁(yè) |
| 文件大?。?/td> | 427K |
| 代理商： | ADS1255IDBR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
SBAS288D JUNE 2003 REVISED AUGUST 2004
www.ti.com
6
PARAMETER MEASUREMENT INFORMATION
SCLK
CS
DIN
DOUT
t
1
t
3
t
2H
t
4
t
5
t
2L
t
6
t
9
t
8
t
7
t
11
t
10
Figure 1. Serial Interface Timing
TIMING CHARACTERISTICS FOR FIGURE 1
SYMBOL
DESCRIPTION
MIN
MAX
UNIT
τ
CLKIN(1)
τ
DATA(2)
ns
t1
SCLK period
4
10
t2H
SCLK pulse width: high
200
9
τ
DATA
ns
t2L
SCLK pulse width: low
200
t3
CS low to first SCLK: setup time(3)
0
ns
t4
Valid DIN to SCLK falling edge: setup time
50
ns
t5
Valid DIN to SCLK falling edge: hold time
50
ns
t6
Delay from last SCLK edge for DIN to first SCLK rising edge for DOUT: RDATA, RDATAC,
RREG Commands
SCLK rising edge to valid new DOUT: propagation delay(4)
50
τ
CLKIN
t7
50
ns
t8
SCLK rising edge to DOUT invalid: hold time
0
ns
t9
Last SCLK falling edge to DOUT high impedance
NOTE: DOUT goes high impedance immediately when CS goes high
6
10
τ
CLKIN
t10
CS low after final SCLK falling edge
0
ns
RREG, WREG, RDATA
4
τ
CLKIN
τ
CLKIN
t11
Final SCLK falling edge of command to first SCLK
rising edge of next command.
RDATAC, RESET, SYNC
24
RDATAC, STANDBY, SELFOCAL, SY-
SOCAL, SELFGCAL,
SYSGCAL, SELFCAL
Wait for DRDY to go low
(1)
τ
CLKIN = master clock period = 1/fCLKIN.
(2)
τ
DATA = output data period 1/fDATA.
(3)CS can be tied low.
(4)DOUT load = 20pF
100k
to DGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS1255IDBT | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1256IDB | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1256IDBR | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1256IDBT | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1255 | Very Low Noise, 24-Bit Analog-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1255IDBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24 Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1255IDBT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24 Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1255IDBT | 制造商:Texas Instruments 功能描述:ADC 24BIT 5V SPI 30MSPS 20SSOP 制造商:Texas Instruments 功能描述:ADC, 24BIT, 5V, SPI, 30MSPS, 20SSOP 制造商:Texas Instruments 功能描述:ADC, 24BIT, 5V, SPI, 30MSPS, 20SSOP; Resolution (Bits):24bit; Sampling Rate:30kSPS; Supply Voltage Type:Single; Supply Voltage Min:4.75V; Supply Voltage Max:5.25V; Supply Current:36mA; Digital IC Case Style:SSOP; No. of Pins:20; ;RoHS Compliant: Yes 制造商:Texas Instruments 功能描述:ADC, 24BIT, 5V, SPI, 30KSPS, 20SSOP ;ROHS COMPLIANT: YES |
| ADS1255IDBTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24 Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1256 | 制造商:BB 制造商全稱(chēng):BB 功能描述:Very Low Noise, 24-Bit Analog-to-Digital Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。