參數(shù)資料
型號: ADP5589ACPZ-02-R7
廠商: Analog Devices Inc
文件頁數(shù): 2/52頁
文件大小: 0K
描述: IC KEY DECODER 19I/O EXP 24LFCSP
標準包裝: 1,500
應用: 小鍵盤輸入,輸入/輸出擴展
接口: I²C
電源電壓: 1.65 V ~ 3.6 V
封裝/外殼: 24-WFQFN 裸露焊盤,CSP
供應商設備封裝: 24-LFCSP-WQ(3.5x3.5)
包裝: 帶卷 (TR)
安裝類型: 表面貼裝
ADP5589
Data Sheet
Rev. B | Page 10 of 52
KEY
SCAN
CONTROL
1
2
3
4
5
6
7
8
9
VDD
R0
R1
R2
C2
C0
C1
3 × 3 KEYPAD MATRIX
09714-
008
Figure 9. Simplified Key Scan Block
Figure 9 shows a simplified representation of the key scan block
using three row and three column pins connected to a small
3 × 3, nine-switch keypad matrix. When the key scanner is idle,
the row pins are pulled high and the column pins are driven
low. The key scanner operates by checking the row pins to see
if they are low.
If Switch 6 in the matrix is pressed, R1 connects to C2. The key
scan circuit senses that one of the row pins is pulled low, and a
key scan cycle begins. Key scanning involves driving all column
pins high, then driving each column pin, one at a time, low and
sensing whether a row pin is low or not. All row/column pairs are
scanned; therefore, if multiple keys are pressed, they are
detected.
To prevent glitches or narrow press times being registered as a
valid key press, the key scanner requires the key be pressed for
two scan cycles. The key scanner has a wait time between each
scan cycle; therefore, the key must be pressed and held for at
least this wait time to register as being pressed. If the key is
continuously pressed, the key scanner continues to scan, wait,
scan, wait, and so forth.
If Switch 6 is released, the connection between R1 and C2
breaks, and R1 is pulled up high. The key scanner requires that
the key be released for two scan cycles because the release of a
key is not necessarily in sync with the key scanner, it may take
up to two full wait/scan cycles for a key to register as released.
When the key is registered as released, and no other keys are
pressed, the key scanner returns to idle mode.
For the remainder of this document, the press/release status of a
key is represented as simply a logic signal in the figures. A logic
high level represents the key status as pressed, and a logic low
represents released. This eliminates the need to draw individual
row/column signals when describing key events.
KEY x
KEY RELEASED
KEY PRESSED
09714-
009
Figure 10. Logic Low: Released; Logic High: Pressed
Figure 11 shows a detailed representation of the key scan block
and its associated control and status signals. When all row and
column pins are used, a matrix of 88 unique keys can be
scanned.
相關PDF資料
PDF描述
V110B48H150BL2 CONVERTER MOD DC/DC 48V 150W
ADP5589ACBZ-00-R7 IC PORT EXPANDER 19I/O 25WLSCP
V110B48H150B3 CONVERTER MOD DC/DC 48V 150W
ADP5589ACBZ-01-R7 IC PORT EXPANDER 19I/O 25WLSCP
PIC12F675-I/MF IC MCU CMOS 1K FLASH W/AD 8-DFN
相關代理商/技術參數(shù)
參數(shù)描述
ADP5589CP-EVALZ 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
ADP-5JB-A 制造商:Delta Electronics Inc 功能描述: