![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/ADN2811ACPZ-CML_datasheet_100763/ADN2811ACPZ-CML_4.png)
ADN2811
Rev. B | Page 4 of 20
Parameter
Conditions
Min
Typ
Max
Unit
Setup Time
140
ps
Hold Time
150
ps
REFCLK DC INPUT CHARACTERISTICS
Input Voltage Range
@ REFCLKP or REFCLKN
0
VCC
V
Peak-to-Peak Differential Input
100
mV
Common-Mode Level
DC-Coupled, Single-Ended
VCC/2
V
CML Inputs
Peak-to-Peak Differential Input Voltage
0.8
V
LVTTL DC INPUT CHARACTERISTICS
Input High Voltage
VIH
2.0
V
Input Low Voltage
VIL
0.8
V
Input Current
VIN = 0.4 V or VIN = 2.4 V
5
+5
A
LVTTL DC OUTPUT CHARACTERISTICS
Output High Voltage
VOH, IOH = 2.0 mA
2.4
V
Output Low Voltage
VOL, IOL = +2.0 mA
0.4
V
1 PIN and NIN should be differentially driven, ac-coupled for optimum sensitivity.
2 PWD measurement made on quantizer outputs in Bypass mode.
3 Measurement is equipment limited.
4 TDINP/N are CML inputs. If the drivers to the TDINP/N inputs are anything other than CML, they must be ac-coupled.