- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373996 > ADM1065 (Analog Devices, Inc.) Super Sequencer-TM and Monitor PDF資料下載
參數(shù)資料
| 型號： | ADM1065 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Super Sequencer-TM and Monitor |
| 中文描述： | 超音序器- TM和監(jiān)視器 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 497K |
| 代理商： | ADM1065 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADM1065
Parameter
PROGRAMMABLE DRIVER OUTPUTS
High Voltage (Charge Pump) Mode (PDO1–6)
Output Impedance
V
OH
I
OUTAVG
Standard (Digital Output) Mode (PDO1–10)
V
OH
V
OL
I
OL2
I
SINK2
R
PULL-UP
I
SOURCE
(VPn)
2
Rev. 0 | Page 5 of 28
Min
11
10.5
2.4
V
PU
0.3
0
Typ
500
12.5
12
20
20
Max
14
13.5
4.5
0.50
20
60
2
Unit
k
V
V
μA
V
V
V
V
mA
mA
k
mA
Test Conditions/Comments
I
OH
= 0
I
OH
= 1 μA
2 V < V
OH
< 7 V
V
PU
(pull-up to VDDCAP or V
PN
) = 2.7 V, I
OH
= 0.5 mA
V
PU
to V
pn
= 6.0 V, I
OH
= 0 mA
V
PU
≤ 2.7 V, I
OH
= 0.5 mA
I
OL
= 20 mA
Maximum sink current per PDO pin
Maximum total sink for all PDOs
Internal pull-up
Current load on any VPn pull- ups, that is, total
source current available through any number of
PDO pull-up switches configured onto any one
V
PDO
= 14.4 V
All on-chip time delays derived from this clock
Maximum V
IN
= 5.5 V
Maximum V
IN
= 5.5 V
V
IN
= 5.5 V
V
IN
= 0
VDDCAP = 4.75, T
A
= 25°C, if known logic state is
required
I
OUT
= 3.0 mA
V
IN
= 0
Three-State Output Leakage Current
Oscillator Frequency
DIGITAL INPUTS (VXn, A0, A1)
Input High Voltage, V
IH
Input Low Voltage, V
IL
Input High Current, I
IH
Input Low Current, I
IL
Input Capacitance
Programmable Pull-Down Current,
I
PULL-DOWN
SERIAL BUS DIGITAL INPUTS (SDA, SCL)
Input High Voltage, V
IH
Input Low Voltage, V
IL
Output Low Voltage, V
OL2
SERIAL BUS TIMING
Clock Frequency, f
SCLK
Bus Free Time, t
BUF
Start Setup Time, t
SU;STA
Start Hold Time, t
HD;STA
SCL Low Time, t
LOW
SCL High Time, t
HIGH
SCL, SDA Rise Time, t
r
SCL, SDA Fall Time, t
f
Data Setup Time, t
SU;DAT
Data Hold Time, t
HD;DAT
Input Low Current, I
IL
SEQUENCING ENGINE TIMING
State Change Time
90
2.0
1
100
5
20
10
110
0.8
1
μA
kHz
V
V
μA
μA
pF
μA
2.0
4.7
4.7
4
4.7
4
250
5
10
0.8
0.4
400
1000
300
1
V
V
V
kHz
μs
μs
μs
μs
μs
μs
μs
ns
ns
μA
μs
1
At least one of the VH, VP1-4 pins must be
≥
3.0 V to maintain the device supply on VDDCAP.
2
Specification is not production tested, but is supported by characterization data at initial product release.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM1065ACP | Super Sequencer-TM and Monitor |
| ADM1065ACP-REEL | Super Sequencer-TM and Monitor |
| ADM1065ACP-REEL7 | Super Sequencer-TM and Monitor |
| ADM1065ASU | Super Sequencer-TM and Monitor |
| ADM1065ASU-REEL | Super Sequencer-TM and Monitor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM1065ACP | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer/Monitor 2.7V to 5.4V 40-Pin LFCSP EP |
| ADM1065ACP-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Super Sequencer-TM and Monitor |
| ADM1065ACP-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Super Sequencer-TM and Monitor |
| ADM1065ACPZ | 功能描述:IC SEQUENCER/SUPERVISOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 標準包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時:- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
| ADM1065ASU | 制造商:AD 制造商全稱:Analog Devices 功能描述:Super Sequencer-TM and Monitor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。