參數(shù)資料
型號(hào): ADF4158WCCPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 32/36頁
文件大?。?/td> 0K
描述: IC FRAC-N FREQ SYNTH 24LFCSP
標(biāo)準(zhǔn)包裝: 1,500
類型: 分?jǐn)?shù) N 合成器(RF)
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 6.1GHz
除法器/乘法器: 是/是
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 24-WFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 24-LFCSP-WQ(4x4)
包裝: 帶卷 (TR)
Data Sheet
ADF4158
Rev. G | Page 5 of 36
C Version1
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
NOISE CHARACTERISTICS
Normalized Phase Noise Floor
(PNSYNTH)4
216
dBc/Hz
PLL loop bandwidth = 500 kHz;
measured at 100 kHz offset
Normalized 1/f Noise (PN1_f)5
110
dBc/Hz
100 kHz offset; normalized to 1 GHz
Phase Noise Performance6
At VCO output
5805 MHz Output7
93
dBc/Hz
At 5 kHz offset, 32 MHz PFD frequency
1 Operating temperature for C version: 40°C to +125°C.
2 AC coupling ensures AVDD/2 bias.
3 Guaranteed by design. Sample tested to ensure compliance.
4 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log(N) (where N is the N divider
value) and 10 log(fPFD). PNSYNTH = PNTOT 10 log(fPFD) 20 log(N).
5 The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency, fRF,
and at a frequency offset f is given by PN = PN1_f + 10 log(10 kHz/f) + 20 log(fRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.
6 The phase noise is measured with the EVAL-ADF4158EB1Z and the Agilent E5052A phase noise system.
7 fREFIN = 128 MHz; fPFD = 32 MHz; offset frequency = 5 kHz; RFOUT = 5805 MHz; INT = 181; FRAC = 13631488; loop bandwidth = 100 kHz.
TIMING SPECIFICATIONS
AVDD = DVDD = SDVDD = 2.7 V to 3.3 V; VP = AVDD to 5.5 V; AGND = DGND = SDGND = 0 V; TA = TMIN to TMAX, dBm referred to 50 Ω,
unless otherwise noted.
Table 2. Write Timing
Parameter
Limit at TMIN to TMAX (C Version)
Unit
Test Conditions/Comments
t1
20
ns min
LE setup time
t2
10
ns min
DATA to CLK setup time
t3
10
ns min
DATA to CLK hold time
t4
25
ns min
CLK high duration
t5
25
ns min
CLK low duration
t6
10
ns min
CLK to LE setup time
t7
20
ns min
LE pulse width
Write Timing Diagram
CLK
DATA
LE
DB31 (MSB)
DB30
DB1
(CONTROL BIT C2)
DB2
(CONTROL BIT C3)
DB0 (LSB)
(CONTROL BIT C1)
t1
t2
t3
t7
t6
t4
t5
08
72
8-
02
6
Figure 2. Write Timing Diagram
相關(guān)PDF資料
PDF描述
ADF4193BCPZ-RL7 IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4206BRUZ-RL IC PLL FREQ SYNTHESIZER 16TSSOP
ADF4212LBRUZ IC PLL FREQ SYNTHESIZER 20TSSOP
ADF4213BCPZ-RL IC PLL FREQ SYNTHESIZER 20LFCSP
ADF4216BRUZ-RL IC PLL FREQ SYNTHESIZER 20TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4159 制造商:AD 制造商全稱:Analog Devices 功能描述:Direct Modulation/Fast Waveform Generating, 13 GHz, Fractional-N Frequency Synthesizer
ADF4159CCPZ 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:DIRECT MODULATION/FAST WAVEFORM GENERATING, 13 GHZ, FRACTION - Trays 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL
ADF4159CCPZ-RL7 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC N PLL - Tape and Reel 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL
ADF4159WCCPZ 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:頻率合成器 PLL:是 輸入:CMOS,TTL 輸出:CMOS 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/無 頻率 - 最大值:13GHz 分頻器/倍頻器:是/無 電壓 - 電源:1.62 V ~ 3.45 V 工作溫度:-40°C ~ 125°C(TA) 安裝類型:表面貼裝 封裝/外殼:24-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:24-LFCSP-WQ(4x4) 標(biāo)準(zhǔn)包裝:1
ADF4159WCCPZ-RL7 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 類型:頻率合成器 PLL:是 輸入:CMOS,TTL 輸出:CMOS 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/無 頻率 - 最大值:13GHz 分頻器/倍頻器:是/無 電壓 - 電源:1.62 V ~ 3.45 V 工作溫度:-40°C ~ 125°C(TA) 安裝類型:表面貼裝 封裝/外殼:24-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:24-LFCSP-WQ(4x4) 標(biāo)準(zhǔn)包裝:1,500