- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373980 > ADE7759ARSRL (ANALOG DEVICES INC) Active Energy Metering IC with di/dt Sensor Interface PDF資料下載
參數(shù)資料
| 型號： | ADE7759ARSRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Active Energy Metering IC with di/dt Sensor Interface |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO20 |
| 封裝： | SSOP-20 |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 530K |
| 代理商： | ADE7759ARSRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. 0
ADE7759
–15–
INTERRUPTS
ADE7759 Interrupts are managed through the Interrupt Status
register (STATUS[7:0]) and the Interrupt Enable register
(IRQEN[7:0]). When an interrupt event occurs in the ADE7759,
the corresponding flag in the Status register is set to a Logic 1
—see Interrupt Status register. If the enable bit for this interrupt
in the Interrupt Enable register is Logic 1, then the
IRQ
logic output
goes active low. The flag bits in the Status register are set irre-
spective of the state of the enable bits.
In order to determine the source of the interrupt, the system
master (MCU) should perform a read from the Status register
with reset (RSTATUS[7:0]). This is achieved by carrying out a
read from address 05h. The
IRQ
output will go logic high on
completion of the Interrupt Status register read command—see
Interrupt Timing section. When carrying out a read with reset, the
ADE7759 is designed to ensure that no interrupt events are
missed. If an interrupt event occurs just as the Status register is
being read, the event will not be lost and the
IRQ
logic output is
guaranteed to go high for the duration of the Interrupt Status
register data transfer before going logic low again to indicate the
pending interrupt. See the following section for a more detailed
description.
Using the ADE7759 Interrupts with an MCU
Figure 17 shows a timing diagram with a suggested implementa-
tion of ADE7759 interrupt management using an MCU. At time t
1
the
IRQ
line will go active low, indicating that one or more
interrupt events have occurred in the ADE7759. The
IRQ
logic
output should be tied to a negative edge-triggered external inter-
rupt on the MCU. On detection of the negative edge, the MCU
should be configured to start executing its Interrupt Service
Routine (ISR). On entering the ISR, all interrupts should be
disabled using the global interrupt enable bit. At this point the
MCU external interrupt flag can be cleared to capture interrupt
events that occur during the current ISR.
When the MCU interrupt flag is cleared, a read from the Status
register with reset is carried out. This will cause the
IRQ
line to
be reset logic high (t
2
)—see Interrupt Timing section. The Sta-
tus register contents are used to determine the source of the
interrupt(s) and hence the appropriate action to be taken. If a
subsequent interrupt event occurs during the ISR, that event will
be recorded by the MCU external interrupt flag being set again
(t
3
). On returning from the ISR, the global interrupt mask will be
cleared (same instruction cycle) and the external interrupt flag will
cause the MCU to jump to its ISR once again. This will ensure
that the MCU does not miss any external interrupts.
Interrupt Timing
The Serial Interface section should be reviewed first, before the
interrupt timing. As previously described, when the
IRQ
output
goes low the MCU ISR must read the Interrupt Status register
to determine the source of the interrupt. When reading the
Status register contents, the
IRQ
output is set high on the last
falling edge of SCLK of the first byte transfer (read Interrupt
Status register command). The
IRQ
output is held high until the
last bit of the next 8-bit transfer is shifted out (Interrupt Status
register contents)—see Figure 18. If an interrupt is pending at
this time, the
IRQ
output will go low again. If no interrupt is
pending, the
IRQ
output will stay high.
IRQ
GLOBAL
INTERRUPT
MASK SET
CLEAR MCU
INTERRUPT
FLAG
READ
STATUS WITH
RESET (05h)
ISR ACTION
(BASED ON
STATUS CONTENTS)
ISR RETURN
GLOBAL INTERRUPT
MASK RESET
MCU
INTERRUPT
FLAG SET
JUMP
TO
ISR
MCU
PROGRAM
SEQUENCE
t
3
t
2
t
1
JUMP
TO
ISR
Figure 17. Interrupt Management
SCLK
DIN
DOUT
IRQ
t
9
t
1
t
11
t
11
READ STATUS REGISTER COMMAND
STATUS REGISTER CONTENTS
DB7
CS
0
0
0
0
0
1
0
1
DB0
Figure 18. Interrupt Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADE7759ARS | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| ADE7759 | Active Energy Metering IC with di/dt Sensor Interface |
| ADE7760ARSRL | Energy Metering IC with On-Chip Fault Detection |
| ADE7760 | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| ADE7760ARS | Energy Metering IC with On-Chip Fault Detection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE7759ARSZ | 功能描述:IC ENERGY METERING 1PHASE 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7759ARSZRL | 功能描述:IC ENERGY METERING 1PHASE 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:* |
| ADE7760 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Energy Metering IC with On-Chip Fault Detection |
| ADE7760ARS | 制造商:Analog Devices 功能描述:Energy Measurement 20-Pin SSOP 制造商:Analog Devices 功能描述:ENERGY METER IC W/ ONCHIP FAULT & OSCIL. - Rail/Tube |
| ADE7760ARSRL | 制造商:Analog Devices 功能描述:Energy Measurement 20-Pin SSOP T/R 制造商:Analog Devices 功能描述:ENERGY METER IC W/ONCHIP FAULT & OSCIL. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。