參數(shù)資料
型號： ADE7169ACPZF16-RL
廠商： ANALOG DEVICES INC
元件分類： 模擬信號調(diào)理
英文描述： Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
中文描述： SPECIALTY ANALOG CIRCUIT, QCC64
封裝： 9 X 9 MM, ROHS COMPLIANT, MO-22-VMMD-4, LFCSP-64
文件頁數(shù)： 126/140頁
文件大?。?/td> 1359K
代理商： ADE7169ACPZF16-RL
ADE7169F16
Preliminary Technical Data
Rev. PrD | Page 126 of 140
0
SPITxBF
0
Status bit for SPI Tx buffer. When set, the SPI Tx buffer is full.
SPI PINS
MISO (Master In, Slave Out Data I/O Pin)
The MISO pin is configured as an input line in master mode
and as an output line in slave mode. The MISO line on the
master (data in) should be connected to the MISO line in the
slave device (data out).The data is transferred as byte-wide (8-
bit) serial data, MSB first.
MOSI (Master Out, Slave In Pin)
The MOSI pin is configured as an output line in master mode
and as an input line in slave mode. The MOSI line on the
master (data out) should be connected to the MOSI line in the
slave device (data in).The data is transferred as byte-wide (8-
bit) serial data, MSB first.
SCLK (Serial Clock I/O Pin)
The master serial clock (SCLK) is used to synchronize the data
being transmitted and received through the MOSI and MISO
data lines. The SCLK pin is configured as an output in master
mode and as an input in slave mode.
In master mode, the bit rate, polarity, and phase of the clock are
controlled by the
SPI Configuration Register SFR (SPIMOD1,
0xE8)
and
SPI Configuration Register SFR (SPIMOD2, 0xE9)
.
In slave mode, the
SPI Configuration Register SFR (SPIMOD2,
0xE9)
must be configured with the phase and polarity of the
expected input clock.
In both master and slave modes, the data is transmitted on one
edge of the SCLK signal and sampled on the other. It is
important, therefore, that CPHA and CPOL are configured the
same for the master and slave devices.
SS (Slave Select Pin)
In SPI slave mode, a transfer is initiated by the assertion of
SS
low. The SPI port will then transmit and receive 8-bit data until
Table 127. Procedures for using SPI as a Master
Mode
SPIMOD[7]
= SPICONT
bit
Single Byte
Read
the data is concluded by deassertion of
SS
. In slave mode,
SS
is
always an input.
In SPI master mode, the SS can be used to control data transfer
to a slave device. In the automatic slave select control mode, the
SS is asserted low to select the slave device and then raised to
deselect the slave device after the transfer is complete.
Automatic slave select control is enabled by setting the
AUTO_SS bit in the
SPI Configuration Register SFR (SPIMOD1,
0xE8)
.
In a multi-master system, the SS can be configured as an input
so that the SPI peripheral can operate as a slave in some
situations and as a master in other situations. In this case, the
slave selects for the slaves controlled by this SPI peripheral
should be generated with general I/O pins.
SPI MASTER OPERATING MODES
The double buffered receive and transmit registers can be used
to maximize the throughput of the SPI peripheral by
continuously streaming out data in master mode. The
continuous transmit mode is designed to use the full capacity
of the SPI. In this mode, the master will transmit and receive
data until the
SPI/I2C Transmit Buffer SFR (SPI2CTx, 0x9A)
register is empty at the start of a byte transfer. Continuous
mode is enabled by setting the SPICONT bit in the
SPI
Configuration Register SFR (SPIMOD2, 0xE9)
.The SPI peripheral
also offers a single byte read and a single byte write function.
In master mode, the type of transfer is handled automatically
depending on the configuration of bits 0 and 7 of the
SPI
Configuration Register SFR (SPIMOD2, 0xE9)
.
Table 127
shows
the sequence of events that should be performed for each
master operating mode. Based on the
SS
configuration, some of
these events will take place automatically.
SPIMOD[0]
= TIMODE
Description of operation
Step1: Read SPIRx SFR
Step2:
SS
is asserted low and read routine is initiated
Step 3: SPIRxIRQ Interrupt flag is set when the SPIRx SFR is full
Step 4:
SS
is deasserted high
Step 5: Read SPIRx SFR to clear SPIRxIRQ Interrupt flag
Step 1: Write to SPITx SFR
Step 2:
SS
is asserted low and write routine is initiated
Step 3: SPITxIRQ Interrupt Flag is set when SPITx register is empty
Step 4:
SS
is deasserted high
Step 5: Write to SPITx SFR to clear SPITxIRQ Interrupt flag
0
0
Single Byte
Write
0
1
相關(guān)PDF資料
PDF描述
ADE7169ASTF16 Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTF16-RL Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTZF16 Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTZF16-RL Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169F16 Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADE7169ACPZF16-RL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTF16 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTF16-RL 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7169ASTZF16 功能描述:IC ENERGY METER 1PHASE 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:*
ADE7169ASTZF16-RL 功能描述:IC ENERGY METER 1PHASE 64LQFP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:*
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*