Q 1
參數(shù)資料
型號: ADCMP607BCPZ-WP
廠商: Analog Devices Inc
文件頁數(shù): 14/16頁
文件大?。?/td> 0K
描述: IC COMP TTL/CMOS 1CHAN 12-LFCSP
標準包裝: 50
類型: 帶鎖銷
元件數(shù): 1
輸出類型: CML,補充型,滿擺幅
電壓 - 電源,單路/雙路(±): 2.5 V ~ 5.5 V
電壓 - 輸入偏移(最小值): 5mV @ 2.5V
電流 - 輸入偏壓(最小值): 5µA @ 2.5V
電流 - 輸出(標準): 50mA
電流 - 靜態(tài)(最大值): 1.5mA
CMRR, PSRR(標準): 50dB CMRR,50dB PSRR
傳輸延遲(最大): 2.1ns
磁滯: 100µV
工作溫度: -40°C ~ 125°C
封裝/外殼: 12-VFQFN 裸露焊盤,CSP
安裝類型: 表面貼裝
包裝: 托盤 - 晶粒
ADCMP606/ADCMP607
Rev. A | Page 7 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Q 1
VEE 2
VP 3
Q
6
VCCI/VCCO
5
VN
4
ADCMP606
TOP VIEW
(Not to Scale)
05
91
7-
0
02
PIN 1
INDICATOR
TOP VIEW
(Not to Scale)
ADCMP607
VCCO 1
VCCI 2
VEE 3
V
P
4
V
EE
5
V
N
6
9 VEE
8 LE/HYS
7 SDN
12
Q
11
V
EE
10
Q
0
591
7-
0
03
Figure 3. ADCMP606 Pin Configuration
Figure 4. ADCMP607 Pin Configuration
Table 5. ADCMP606 (6-Lead SC70) Pin Function Descriptions
Pin No.
Mnemonic
Description
1
Q
Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, VP, is greater than
the analog voltage at the inverting input, VN.
2
VEE
Negative Supply Voltage.
3
VP
Noninverting Analog Input.
4
VN
Inverting Analog Input.
5
VCCI/VCCO
Input Section Supply/Output Section Supply. Shared pin.
6
Q
Inverting Output. Q is at logic low if the analog voltage at the noninverting input, VP, is greater than the
analog voltage at the inverting input, VIN.
Table 6. ADCMP607 (12-Lead LFCSP) Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VCCO
Output Section Supply.
2
VCCI
Input Section Supply.
3
VEE
Negative Supply Voltage.
4
VP
Noninverting Analog Input.
5
VEE
Negative Supply Voltage.
6
VN
Inverting Analog Input.
7
SDN
Shutdown. Drive this pin low to shut down the device.
8
LE/HYS
Latch/Hysteresis Control. Bias with resistor or current for hysteresis adjustment; drive low to latch.
9
VEE
Negative Supply Voltage.
10
Q
Inverting Output. Q is at logic low if the analog voltage at the noninverting input, VP, is greater than the
analog voltage at the inverting input, VN, if the comparator is in compare mode.
11
VEE
Negative Supply Voltage.
12
Q
Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, VP, is greater than
the analog voltage at the inverting input, VN, if the comparator is in compare mode.
Heat Sink
Paddle
VEE
The metallic back surface of the package is electrically connected to VEE. It can be left floating because
Pin 3, Pin 5, Pin 9, and Pin 11 provide adequate electrical connection. It can also be soldered to the
application board if improved thermal and/or mechanical stability is desired.
相關PDF資料
PDF描述
VI-JNR-MY-F4 CONVERTER MOD DC/DC 7.5V 50W
VI-BWY-MW-B1 CONVERTER MOD DC/DC 3.3V 66W
VI-JNR-MY-F2 CONVERTER MOD DC/DC 7.5V 50W
VI-BWW-MY-B1 CONVERTER MOD DC/DC 5.5V 50W
VI-JNR-MY-F1 CONVERTER MOD DC/DC 7.5V 50W
相關代理商/技術參數(shù)
參數(shù)描述
ADCMP608 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator
ADCMP608_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator
ADCMP608BKSZ-R2 功能描述:IC COMP TTL/CMOS R-R SGL SC70-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS,開路漏極,TTL 電壓 - 電源,單路/雙路(±):2 V ~ 11 V,±1 V ~ 5.5 V 電壓 - 輸入偏移(最小值):10mV @ 5V 電流 - 輸入偏壓(最小值):- 電流 - 輸出(標準):0.015mA @ 5V 電流 - 靜態(tài)(最大值):8.5µA CMRR, PSRR(標準):80dB CMRR,80dB PSRR 傳輸延遲(最大):12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP(0.300",7.62mm) 安裝類型:通孔 包裝:管件
ADCMP608BKSZ-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator
ADCMP608BKSZ-REEL7 功能描述:IC COMPARATOR TTL/CMOS SC70-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS,開路集電極,TTL 電壓 - 電源,單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移(最小值):7mV @ 5V 電流 - 輸入偏壓(最小值):0.25µA @ 5V 電流 - 輸出(標準):84mA @ 5V 電流 - 靜態(tài)(最大值):120µA CMRR, PSRR(標準):- 傳輸延遲(最大):600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A,SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT