1. EPAD MUST BE SOLDERED TO V" />
參數(shù)資料
型號(hào): ADCLK954BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 9/12頁
文件大?。?/td> 0K
描述: IC CLOCK BUFFER MUX 2:12 40LFCSP
標(biāo)準(zhǔn)包裝: 750
系列: SIGe
類型: 扇出緩沖器(分配),多路復(fù)用器
電路數(shù): 1
比率 - 輸入:輸出: 2:12
差分 - 輸入:輸出: 是/是
輸入: CMOS,LVDS,LVPECL
輸出: LVPECL
頻率 - 最大: 4.8GHz
電源電壓: 2.97 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 帶卷 (TR)
ADCLK954
Rev. B | Page 6 of 12
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NOTES
1. EPAD MUST BE SOLDERED TO VEE POWER PLANE.
1
IN_SEL
2
CLK0
3
CLK0
4
VREF0
5
VT0
6
CLK1
7
CLK1
8
VT1
9
VREF1
10
VEE
23 Q7
24 Q6
25 Q6
26 Q5
27 Q5
28 Q4
29 Q4
30 VCC
22 Q7
21 VCC
11
V
C
12
Q
11
13
Q
11
15
Q
10
17
Q
9
16
Q
9
18
Q
8
19
Q
8
20
V
C
14
Q
10
33
Q
3
34
Q
2
35
Q
2
36
Q
1
37
Q
1
38
Q
0
39
Q
0
40
V
C
32
Q
3
31
V
C
TOP VIEW
(Not to Scale)
ADCLK954
07
96
8-
00
2
Figure 2. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
IN_SEL
Input Select. Logic 0 selects CLK0 and CLK0 inputs. Logic 1 selects CLK1 and CLK1 inputs.
2
CLK0
Differential Input (Positive) 0.
3
CLK0
Differential Input (Negative) 0.
4
VREF0
Reference Voltage. Reference voltage for biasing ac-coupled CLK0 and CLK0 inputs.
5
VT0
Center Tap. Center tap of a 100 Ω input resistor for CLK0 and CLK0 inputs.
6
CLK1
Differential Input (Positive) 1.
7
CLK1
Differential Input (Negative) 1.
8
VT1
Center Tap. Center tap of a 100 Ω input resistor for CLK1 and CLK1 inputs.
9
VREF1
Reference Voltage. Reference voltage for biasing ac-coupled CLK1 and CLK1 inputs.
10
VEE
Negative Supply Pin.
11, 20, 21,
30, 31, 40
VCC
Positive Supply Pin.
12, 13
Q11, Q11
Differential LVPECL Outputs.
14, 15
Q10, Q10
Differential LVPECL Outputs.
16, 17
Q9, Q9
Differential LVPECL Outputs.
18, 19
Q8, Q8
Differential LVPECL Outputs.
22, 23
Q7, Q7
Differential LVPECL Outputs.
24, 25
Q6, Q6
Differential LVPECL Outputs.
26, 27
Q5, Q5
Differential LVPECL Outputs.
28, 29
Q4, Q4
Differential LVPECL Outputs.
32, 33
Q3, Q3
Differential LVPECL Outputs.
34, 35
Q2, Q2
Differential LVPECL Outputs.
36, 37
Q1, Q1
Differential LVPECL Outputs.
38, 39
Q0, Q0
Differential LVPECL Outputs.
EPAD
Exposed pad (EPAD) must be connected to VEE.
相關(guān)PDF資料
PDF描述
ADCMP343YRJZ-REEL7 IC COMPARATOR DUAL OD SOT23-8
ADCMP356YKS-REEL7 IC COMP/REF PP ACTIVE HI SC70-4
ADCMP361WYRJZ-RL7 IC COMPARATOR SINGLE OD SOT23-5
ADCMP371AKS-REEL7 IC COMPARATOR PUSH-PULL SC70-5
ADCMP552BRQ IC COMPARATOR PECL/LVPECL 20QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADCM-2650-0001 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Agilent ADCM-2650-0001 Portrait VGA Resolution CMOS Camera Module
ADCMB-HSFMC-EV1Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual 14-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC
ADCMP341 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 0.275% Comparators and Reference with Programmable Hysteresis
ADCMP341_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 0.275% Comparators and Reference with Programmable Hysteresis
ADCMP341ARJ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Comparators with 400mV Reference and programmable Hysteresis