參數(shù)資料
型號: ADCLK846BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 11/16頁
文件大?。?/td> 0K
描述: IC CLK BUFFER 1:6 1.2GHZ 24LFCSP
設(shè)計資源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
標(biāo)準(zhǔn)包裝: 1,500
類型: 扇出緩沖器(分配)
電路數(shù): 1
比率 - 輸入:輸出: 1:6
差分 - 輸入:輸出: 是/是
輸入: CML,CMOS,HSTL,LVDS,LVPECL
輸出: CMOS,LVDS
頻率 - 最大: 1.2GHz
電源電壓: 1.71 V ~ 1.89 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 24-LFCSP-VQ(4x4)
包裝: 帶卷 (TR)
ADCLK846
Rev. B | Page 4 of 16
TIMING CHARACTERISTICS
Table 2.
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
LVDS OUTPUTS
Termination = 100 Ω differential; 3.5 mA
Output Rise/Fall Time
tR, tF
135
235
ps
20% to 80% measured differentially
Propagation Delay, CLK-to-LVDS Output
tPD
1.5
2.0
2.7
ns
VICM = VREF, VID = 0.5 V
Temperature Coefficient
2.0
ps/°C
Output Skew1
All LVDS Outputs on the Same Part
65
ps
All LVDS Outputs Across Multiple Parts
390
ps
Additive Time Jitter
Integrated Random Jitter
54
fs rms
BW = 12 kHz to 20 MHz, CLK = 1000 MHz
74
fs rms
BW = 50 kHz to 80 MHz, CLK = 1000 MHz
86
fs rms
BW = 10 Hz to 100 MHz, CLK = 1000 MHz
Broadband Random Jitter2
150
fs rms
Input slew rate = 1 V/ns
Crosstalk-Induced Jitter
260
fs rms
Calculated from spur energy with an interferer
10 MHz offset from carrier
CMOS OUTPUTS
Termination = open
Output Rise/Fall Time
tR, tF
525
950
ps
20% to 80%; CMOS load = 10 pF
Propagation Delay, CLK-to-CMOS Output
tPD
2.5
3.2
4.2
ns
10 pF load
Temperature Coefficient
2.2
ps/°C
Output Skew2
All CMOS Outputs on the Same Part
175
ps
All CMOS Outputs Across Multiple Parts
640
ps
Additive Time Jitter
Integrated Random Jitter
56
fs rms
BW = 12 kHz to 20 MHz, CLK = 200 MHz
Broadband Random Jitter3
100
fs rms
Input slew = 2 V/ns; see Figure 11
Crosstalk-Induced Jitter
260
fs rms
Calculated from spur energy with an interferer
10 MHz offset from carrier
LVDS-TO-CMOS OUTPUT SKEW2
LVDS Output(s) and CMOS Output(s)
on the Same Part
0.8
1.6
ns
CMOS load = 10 pF and LVDS load = 100 Ω
1 This is the difference between any two similar delay paths while operating at the same voltage and temperature.
2 Measured at rising edge of clock signal.
3 Calculated from SNR of ADC method.
相關(guān)PDF資料
PDF描述
ADCLK854BCPZ IC CLOCK BUFFER MUX 2:12 48LFCSP
ADCLK907BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
ADCLK914BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
ADCLK944BCPZ-R7 IC CLOCK BUFFER 1:4 7GHZ 16LFCSP
ADCLK946BCPZ IC CLK BUFFER 1:6 4.8GHZ 24LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADCLK854 制造商:AD 制造商全稱:Analog Devices 功能描述:1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer
ADCLK854/PCBZ 功能描述:BOARD EVALUATION FOR ADCLK845 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
ADCLK854BCPZ 功能描述:IC CLOCK BUFFER MUX 2:12 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML,LVDS,LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR)
ADCLK854BCPZ-REEL7 功能描述:IC CLOCK BUFFER MUX 2:12 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ADCLK905 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast SiGe ECL Clock/Data Buffers