參數(shù)資料
型號(hào)： ADC1212D065HN
廠商： NXP Semiconductors N.V.
元件分類(lèi)： 外設(shè)及接口
英文描述： Dual 12-bit ADC; 65 Msps;
封裝： ADC1212D065HN/C1<SOT804-3|<<<1<Always Pb-free,;ADC1212D065HN/C1<SOT804-3|<<<1<Always Pb-free,;
文件頁(yè)數(shù)： 11/42頁(yè)
文件大?。?/td> 1407K
代理商： ADC1212D065HN
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Characteristics
[1]
…continued
Parameter
Conditions
ADC1212D065
ADC1212D080
Min
Typ
Max
Min
A
A
P
R
1
N
A
D
[1]
Typical values measured at V
DDA
= 3 V, V
DDO
= 1.8 V, T
amb
= 25
C; minimum and maximum values are across the full temperature range T
amb
=
40
C to +85
C at V
DDA
= 3 V,
V
DDO
= 1.8 V; V
INAP
V
INAM
=
1 dBFS; V
INBP
V
INBM
=
1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.
10.2 Clock and digital output timing
IMD
intermodulation
distortion
f
i
= 3 MHz
f
i
= 30 MHz
f
i
= 70 MHz
f
i
= 170 MHz
f
i
= 70 MHz
-
-
-
-
-
89
88
87
84
100
-
-
-
-
-
-
-
-
-
-
89
88
87
85
100
-
-
-
-
-
-
-
-
-
-
88
88
86
83
100
-
-
-
-
-
-
-
-
-
-
89
88
86
84
100
-
-
-
-
-
dBc
dBc
dBc
dBc
dBc
ct(ch)
channel crosstalk
Table 7.
Symbol
ADC1212D105
Min
Typ
ADC1212D125
Min
Typ
Unit
Typ
Max
Max
Max
Table 8.
Symbol Parameter
Clock and digital output timing characteristics
[1]
Conditions
ADC1212D065
Min
Typ
ADC1212D080
Min
Typ
ADC1212D105
Min
Typ
ADC1212D125
Min
Typ
Unit
Max
Max
Max
Max
Clock timing input: pins CLKP and CLKM
f
clk
clock frequency
t
lat(data)
data latency time
20
-
-
65
-
60
-
-
80
-
75
-
-
105
-
100
-
-
125
-
MHz
clock
cycles
%
%
ns
14
14
14
14
clk
clock duty cycle
DCS_EN = 1
DCS_EN = 0
30
45
-
50
50
0.8
70
55
-
30
45
-
50
50
0.8
70
55
-
30
45
-
50
50
0.8
70
55
-
30
45
-
50
50
0.8
70
55
-
t
d(s)
sampling delay
time
wake-up time
t
wake
CMOS mode timing: pins DA11 to DA0, DB13 to DB0 and DAV
t
PD
propagation delay DATA
DAV
t
su
set-up time
t
h
hold time
t
r
rise time
DATA
DAV
t
f
fall time
DATA
-
76
-
-
76
-
-
76
-
-
76
-
s
-
-
-
-
3.9
4.2
8.6
4.8
-
-
-
-
-
-
-
-
-
-
-
3.9
4.2
7.4
3.4
-
-
-
-
-
-
-
-
-
-
-
3.9
4.2
6.1
1.8
-
-
-
-
-
-
-
-
-
-
-
3.9
4.2
5.7
1.4
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
s
[2]
0.5
0.5
0.5
2.4
2.4
2.4
0.5
0.5
0.5
2.4
2.4
2.4
0.5
0.5
0.5
2.4
2.4
2.4
0.5
0.5
0.5
2.4
2.4
2.4
[2]
相關(guān)PDF資料
PDF描述
ADC1212D080HN Dual 12-bit ADC; 80 Msps;
ADC1212D105HN Dual 12-bit ADC; 105 Msps;
ADC1212D125HN Dual 12-bit ADC; 125 Msps;
ADC1213S065HN Single 12 bits ADC; 65 Msps; serial JESD204A
ADC1213S065HN Single 12 bits ADC; 65 Msps; serial JESD204A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1212D065HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit 70.5dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1212D065HN/C1/5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit 70.5dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1212D065HN-C1 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Bulk
ADC1212D065HN-C18 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel
ADC1212D080F1/DB,598 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*