Input/Output1 Type Description H2 COMP_L_CH1_T A, I, O" />
參數(shù)資料
型號： ADATE207BBPZ
廠商： Analog Devices Inc
文件頁數(shù)： 2/36頁
文件大小： 0K
描述： IC TIMING FORMATTER QUAD 256BGA
標準包裝： 1
類型： 四針定時格式器
PLL： 是
主要目的： 自動測試設備
電路數(shù)： 4
頻率 - 最大： 100MHz
電源電壓： 2.375 V ~ 2.625 V
工作溫度： -25°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 256-LBGA 裸露焊盤
供應商設備封裝： 256-BGA（27x27）
包裝： 托盤
ADATE207
Rev. 0 | Page 10 of 36
Pin No.
Mnemonic
Input/Output1
Type
Description
H2
COMP_L_CH1_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω
resistor
terminations for the low comparator
differential inputs of Channel 1.
M20
COMP_L_CH2_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the low comparator
differential Inputs of Channel 2.
H19
COMP_L_CH3_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the low comparator
differential inputs of Channel 3.
M4
COMP_H_CH0_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 0.
H3
COMP_H_CH1_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 1.
M17
COMP_H_CH2_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 2.
H18
COMP_H_CH3_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 3.
W15, V15, Y16, W16, Y17,
W17, U16, V17, U18, T17,
U19, U20, T19, T20, R18, R19
CS_AD[15:0]
I, O
LVCMOS25
Bidirectional Multiplexed Address/Data Bus
for CSR Register Access. Clocked by MCLK.
U13
CS_AS
I
LVCMOS25
Address Strobe for the Address/Data Bus.
Clocked by MCLK.
V14
CS_RW_B
I
LVCMOS25
Read/Write Bar Signal for the Address Data
Bus. High for reads. Clocked by MCLK.
Y15
CLKGEN_MD_EN
I
LVCMOS25
Mode Pin for Clock Generation. Tie to Logic
low for normal operation.
L1
MCLK_P
D, I
LVCMOS25
Positive Portion of the Master Clock Signal.
K2
MCLK_N
D, I
LVCMOS25
Negative Portion of the Master Clock Signal.
R4
RESET_B
I
LVCMOS25
Reset Bar. Active low power-on reset signal.
D19
TDI
I
LVCMOS25
Scan Chain Data In. Tie to Logic high for
normal operation.
C8
TDO
O
LVCMOS25
Scan Chain Data Out.
A7
TCK
I
LVCMOS25
Scan Chain Clock. Tie to Logic high for
normal operation.
D18
TMS
I
LVCMOS25
Scan Chain Mode. Tie to Logic high for
normal operation.
E17
TRST_B
I
LVCMOS25
Active Low Scan Chain Reset. Tie to Logic low
for normal operation.
R1
REF_1K
A, I, O
Analog
Controls the output current of the differential
open drain outputs.
P3
T_DIODE
A, I, O
Analog
Thermal Sensing Diode Anode. Force current
and measure voltage to measure die
temperature stability.
T2
TESTMODE
I
LVCMOS25
Must be connected to VSS.
F2, F1, F19, F20, T1, R3, R2,
R20, N4, N17, P18
NC
No Connect. Must be left unconnected.
SHIELD
A, I, O, P
GND
Connect to VSS.
R17, U15, D9, D11, D12, D13,
U10, U9, V7, V5
IOVSS
P
GND
Power, 0.0 V.
U8, U6, T18, V16
IOVDD
P
VDD
Power, 2.5 V.
C9, C11, C13, C15, V11, V9
IOVDD
P
Power, 2.5 V.
A3 to A1
VSS
P
Power, 0.0 V
相關PDF資料
PDF描述
ADC0804LCN IC ADC 8-BIT 10KSPS 1LSB 20-DIP
ADC0820CCM+ IC ADC 8-BIT HS 20-SOIC
ADF4001BRU IC CLOCK GEN PLL 16-TSSOP
ADF4002BRUZ-RL7 IC PLL FREQUENCY SYNTH 16-TSSOP
ADF4007BCPZ-RL7 IC DIVIDER/PLL SYNTHESZR 20LFCSP
相關代理商/技術參數(shù)
參數(shù)描述
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
ADATE302-02 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU
ADATE302-02BBCZ 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*