參數(shù)資料
型號(hào)： AD9992BBCZ
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： 12-Bit CCD Signal Processor with Precision Timing Generator
中文描述： SPECIALTY CONSUMER CIRCUIT, PBGA105
封裝： 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105
文件頁(yè)數(shù)： 86/92頁(yè)
文件大?。?/td> 718K
代理商： AD9992BBCZ
AD9992
Table 40. V-Sequence (VSEQ) Registers
Data
Bits
00
[0]
[1]
[5:2]
[9:6]
[13:10]
Rev. 0 | Page 86 of 92
Address
Default
Value
X
X
X
X
X
Update
Type
SCP
Name
CLPOBPOL
PBLKPOL
HOLD
VMASK_EN
CONCAT_GRP
Description
CLPOB start polarity.
PBLK start polarity.
1 = enable HOLD function for each VPAT group (A, B, C, D).
1 = enable FREEZE/RESUME for each VPAT group (A, B, C, D).
Combine multiple VPAT groups together in one sequence. Set register
equal to 0x01 to enable.
Defines V-alternation repetition mode.
00 = single pattern alternation for all groups.
01 = two pattern alternation for all groups.
10 = three-pattern alternation for Group A. Groups B, C, and D
follow pattern {0, 1, 1, 0, 1, 1…}.
11 = four-pattern alternation for Group A. Two-pattern alternation
for Groups B, C, and D.
Enable use of last repetition counter for last repetition length of each group.
Enable the fifth toggle position for all V-signals in each group.
Selection of HBLK modes.
00 = HBLK Mode 0 (normal six-toggle operation).
01 = HBLK Mode 1.
10 = HBLK Mode 2. (Address 0x19 to Address 0x1E operate differently.)
11 = test only, do not access.
HD line length for even lines.
HD line length for odd lines.
Selects which two toggle positions are used by each V-output when they
are configured as VSG pulses (Miscellaneous Register Address 0x1C, fixed
register area).
0 = use Toggles 1, 2; 1 = use Toggles 3, 4.
HD length Bit [13] for even lines when 14-bit H-counter is enabled.
HD length Bit [13] for odd lines when 14-bit H-counter is enabled.
Starting polarities for each V-output signal (Group A).
Starting polarities for each V-output signal (Group B).
Starting polarities for each V-output signal (Group C).
Starting polarities for each V-output signal (Group D).
Select which group each V1 ~ V12 signal is assigned to.
00 = Group A, 01 = Group B, 10 = Group C, 11 = Group D.
[1:0]: V1; [3:2]: V2 … [23:22]: V12.
Select which group each V13 ~ V24 signal is assigned to.
00 = Group A, 01 = Group B, 10 = Group C, 11 = Group D.
[1:0]: V13; [3:2]: V14 … [23:22]: V24.
Selected VPAT group for Group A, from VPAT Group 0 ~ 31.
Selected VPAT group for Group B, from VPAT Group 0 ~ 31.
Selected VPAT group for Group C, from VPAT Group 0 ~ 31.
Selected VPAT group for Group D, from VPAT Group 0 ~ 31.
Start position of selected V-Pattern Group A.
Length of selected V-Pattern Group A.
Number of repetitions for V-Pattern Group A for first lines.
Number of repetitions for V-Pattern Group A for second lines.
Number of repetitions for V-Pattern Group A for third lines.
Number of repetitions for V-Pattern Group A for fourth lines.
Start position of selected V-Pattern Group B.
Length of selected V-Pattern Group B.
Number of repetitions for V-Pattern Group B for odd lines.
Number of repetitions for V-Pattern Group B for even lines.
[15:14]
X
VREP_MODE
01
02
[19:16]
[23:20]
[25:24]
[12:0]
[25:13]
[23:0]
X
X
X
X
X
X
SCP
SCP
LASTREPLEN_EN
LASTTOG_EN
HBLK_MODE
HDLENE
HDLENO
VSGPATSEL
03
04
05
06
07
[24]
[25]
[23:0]
[23:0]
[23:0]
[23:0]
[23:0]
X
X
X
X
X
SCP
SCP
SCP
SCP
SCP
HDLENE_13
HDLENO_13
VPOL_A
VPOL_B
VPOL_C
VPOL_D
GROUPSEL_0
08
[23:0]
X
SCP
GROUPSEL_1
09
0A
0B
0C
0D
0E
[4:0]
[9:5]
[14:10]
[19:15]
[12:0]
[25:13]
[12:0]
[25:13]
[12:0]
[25:13]
[12:0]
[25:13]
[12:0]
[25:13]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
SCP
SCP
SCP
SCP
SCP
SCP
VPATSELA
VPATSELB
VPATSELC
VPATSELD
VSTARTA
VLENA
VREPA_1
VREPA_2
VREPA_3
VREPA_4
VSTARTB
VLENB
VREPB_ODD
VREPB_EVEN
相關(guān)PDF資料
PDF描述
AD9992BBCZRL 12-Bit CCD Signal Processor with Precision Timing Generator
AD9995KCP 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
AD9995KCPRL 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
AD9995 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
ADA4000-2ARMZ-RL Low Cost, Precision JFET Input Operational Amplifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD9994 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*