- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9985AKSTZ-110 (ANALOG DEVICES INC) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號： | AD9985AKSTZ-110 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 其它接口 |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY INTERFACE CIRCUIT, PQFP80 |
| 封裝： | LEAD FREE, MS-026-BEC, PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 24/32頁 |
| 文件大?。?/td> | 344K |
| 代理商： | AD9985AKSTZ-110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9985A
14
Rev. 0 | Page 24 of 32
7
This bit is used to indicate when activity is detected on
the Hsync input pin (Pin 30). If Hsync is held high or
low, activity will not be detected.
Table 31. Hsync Detection Results
Detect
Function
0
No activity detected
1
Activity detected
Hsync Detect
The sync processing block diagram (Figure 14) shows
where this function is implemented.
14
6
This bit indicates which Hsync input source is being
used by the PLL (Hsync input or sync-on-green).
Bit 7 and Bit 1 in this register determine which source
is used. If both Hsync and SOG are detected, the user
can determine which has priority via Bit 3 in
Register 0x0E. The user can override this function via
Bit 4 in Register 0x0E. If the override bit is set to
Logic 1, then this bit is set to the state of Bit 3 in
Register 0x0E.
Table 32. Active Hsync Results
Bit 7
Bit 1
Bit 4
(Hsync
(SOG
Reg. 0x0E
Detect)
Detect)
(Override)
0
0
0
0
1
0
1
0
0
1
1
0
X
X
1
Active Hsync (AHS)
AHS
Bit 3 in 0x0E
1
0
Bit 3 in 0x0E
Bit 3 in 0x0E
AHS = 0 means use the Hsync pin input for Hsync.
AHS = 1 means use the SOG pin input for Hsync.
The override bit is in Register 0x0E, Bit 4.
14
5
This bit reports the status of the Hsync input polarity
detection circuit. It can be used to determine the
polarity of the Hsync input. The detection circuit’s
location is shown in the sync processing block
diagram (Figure 14).
Table 33. Detected Hsync Input Polarity Status
Hsync Polarity Status
0
1
Detected Hsync Input Polarity Status
Result
Negative
Positive
14
4
Vsync Detect
This bit is used to indicate when activity is detected on
the Vsync input pin (Pin 31). If Vsync is held steady
high or low, activity is not detected.
Table 34. Vsync Detection Results
Detect
0
1
Result
No activity detected
Activity detected
The sync processing block diagram (Figure 14) shows
where this function is implemented.
14
3
This bit indicates which Vsync source is being used,
the Vsync input or output from the sync separator.
Bit 4 in this register determines which is active. If both
Vsync and SOG are detected, the user can determine
which has priority via Bit 0 in Register 0x0E. The user
can override this function via Bit 1 in Register 0x0E. If
the override bit is set to Logic 1, this bit is set to the
state of Bit 0 in Register 0x0E.
Table 35. Active Vsync Results
Bit 4, Reg 14H
(Vsync Detect)
(Override)
1
0
0
0
X
1
AVS = 0 means Vsync input.
Active Vsync (AVS)
Bit 1, Reg. 0x 0E
AVS
0
1
Bit 0 in 0x0E
AVS = 1 means Sync separator.
The override bit is in Register 0x0E, Bit 1.
14
2
This bit reports the status of the Vsync output polarity
detection circuit. It can be used to determine the
polarity of the Vsync output. The detection circuit’s
location is shown in the sync processing block
diagram (Figure 14).
Table 36. Detected Vsync Output Polarity Status
Vsync Polarity
Status
0
Active low
1
Active high
14
1
Sync-on-Green Detect
This bit is used to indicate when sync activity is
detected on the sync-on-green input pin (Pin 49).
Table 37. Sync-on-Green Detection Results
Detect
Result
0
No activity detected
1
Activity detected
The sync processing block diagram (Figure 14) shows
where this function is implemented.
14
0
Detected Coast Polarity Status
This bit reports the status of the Coast input polarity
detection circuit. It can be used to determine the
polarity of the Coast input. The detection circuit’s
location is shown in the sync processing block
diagram (Figure 14).
Detected Vsync Output Polarity Status
Result
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9985AKSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985BSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985KSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985KSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9985AKSTZ-140 | 功能描述:IC INTERFACE 8BIT 140MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9985BST-110 | 制造商:Analog Devices 功能描述:110 MSPS/140 MSPS ANLG INTRFC FOR FLAT PNL DISPLAYS 80LQFP - Bulk |
| AD9985BSTZ-110 | 功能描述:IC INTERFACE 8BIT 110MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9985KST-110 | 制造商:Analog Devices 功能描述:110 MSPS/140 MSPS ANLG INTRFC FOR FLAT PNL DISPLAYS 80LQFP - Bulk |
| AD9985KSTZ-110 | 功能描述:IC INTERFACE 8BIT 110MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。