參數(shù)資料
型號： AD9985AKSTZ-110
廠商： ANALOG DEVICES INC
元件分類： 其它接口
英文描述： 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
中文描述： SPECIALTY INTERFACE CIRCUIT, PQFP80
封裝： LEAD FREE, MS-026-BEC, PLASTIC, LQFP-80
文件頁數(shù)： 21/32頁
文件大小： 344K
代理商： AD9985AKSTZ-110
AD9985A
09
Rev. 0 | Page 21 of 32
7–0
An 8-bit word that sets the gain of the green channel.
See REDGAIN (08).
Green Channel Gain Adjust (GREENGAIN)
0A
7–0
An 8-bit word that sets the gain of the blue channel.
See REDGAIN (08).
Blue Channel Gain Adjust (BLUEGAIN)
INPUT OFFSET
0B
7–1
This offset register and those that follow have two
modes of operation. One mode is when the auto offset
function is turned off (manual mode) and the other is
when auto offset is turned on.
Red Channel Offset Adjust
When in manual offset adjustment mode (auto offset
turned off), this register behaves exactly like the
AD9883A. It is a 7-bit offset binary word that sets the
dc offset of the red channel. One LSB of offset
adjustment equals approximately one LSB change in
the ADC offset. Therefore, the absolute magnitude of
the offset adjustment scales as the gain of the channel
is changed. A nominal setting of 63 results in the
channel nominally clamping the back porch (during
the clamping interval) to Code 00. An offset setting of
127 results in the channel clamping to Code 64 of the
ADC. An offset setting of 0 clamps to Code –63 (off
the bottom of the range). Increasing the value of red
offset decreases the brightness of the channel.
When in auto offset mode, the value in this register is
digitally added to the red channel ADC output. The
purpose of doing this is to match the operation with
manual offset adjustment. Adjusting these registers is
an easy way to make brightness adjustments.
Although some signal range is lost with this method, it
has proven to be a very popular function. In order to
be able to increase and decrease brightness, the values
in these registers in this mode are signed twos comple-
ment (vs. manual mode, where the values in this
register are binary). The digital adder is used only in
auto offset mode. Although it cannot be disabled,
setting this register to all 0s effectively disables it by
always adding 0.
0C
7–1
This register works exactly like the Red Channel
Offset Adjust Register (0x0B), except it is for the green
channel.
Green Channel Offset Adjust
0D
7–1
This register works exactly like the Red Channel
Offset Adjust register (0x0B), except it is for the blue
channel.
Blue Channel Offset Adjust
MODE CONTROL 1
0E
7
This register is used to override the internal circuitry
that determines the polarity of the Hsync signal going
into the PLL.
Hsync Input Polarity Override
Table 13. Hsync Input Polarity Override Settings
Override
Result
0
Hsync polarity determined by chip
1
Hsync polarity determined by user
The default for Hsync polarity override is 0 (polarity
determined by chip).
0E
6
A bit that must be set to indicate the polarity of the
Hsync signal that is applied to the PLL Hsync input.
HSPOL Hsync Input Polarity
Table 14. Hsync Input Polarity Settings
Polarity
Result
0
Active low
1
Active high (power-up default)
Active low means the leading edge of the Hsync pulse
is negative-going. All timing is based on the leading
edge of Hsync, which is the falling edge. The rising
edge has no effect.
Active high is inverted from the traditional Hsync,
with a positive-going pulse. This means that timing is
based on the leading edge of Hsync, which is now the
rising edge.
The device operates if this bit is set incorrectly, but the
internally generated clamp position, as established by
clamp placement (Register 0x05), is not placed as
expected, which can generate clamping errors.
0E
5
This bit determines the polarity of the Hsync output
and the SOG output
.
Table 15 shows the effect of this
option. SYNC indicates the logic state of the sync
pulse.
Hsync Output Polarity
Table 15. Hsync Output Polarity Settings
Polarity
Result
0
Logic 1 (positive polarity; power-up default)
1
Logic 0 (negative polarity)
0E
4
This bit is used to override the automatic Hsync
selection. To override, set this bit to Logic 1. When
overriding, the active Hsync is set via Bit 3 in this
register.
Active Hsync Override
相關(guān)PDF資料
PDF描述
AD9985AKSTZ-140 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9985BSTZ-110 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9985 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9985KSTZ-110 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
AD9985KSTZ-140 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9985AKSTZ-140 功能描述:IC INTERFACE 8BIT 140MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9985BST-110 制造商:Analog Devices 功能描述:110 MSPS/140 MSPS ANLG INTRFC FOR FLAT PNL DISPLAYS 80LQFP - Bulk
AD9985BSTZ-110 功能描述:IC INTERFACE 8BIT 110MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9985KST-110 制造商:Analog Devices 功能描述:110 MSPS/140 MSPS ANLG INTRFC FOR FLAT PNL DISPLAYS 80LQFP - Bulk
AD9985KSTZ-110 功能描述:IC INTERFACE 8BIT 110MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*