- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11769 > AD9980KSTZ-80 (Analog Devices Inc)IC INTERFACE 8BIT ANALOG 80LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9980KSTZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/44頁 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE 8BIT ANALOG 80LQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 應(yīng)用： | 視頻 |
| 接口： | 模擬 |
| 電源電壓： | 3.13 V ~ 3.47 V |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 配用： | AD9980/PCBZ-ND - KIT EVALUATION AD9980 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9980
Rev. 0 | Page 13 of 44
PIXEL CLOCK
INVALID SAMPLE TIMES
04740-004
Figure 6. Pixel Sampling Times
Any jitter in the clock reduces the precision with which the
sampling time can be determined and must also be subtracted
from the stable pixel time. Considerable care has been taken in
the design of the AD9980’s clock generation circuit to minimize
jitter. The clock jitter of the AD9980 is 9% or less of the total
pixel time in all operating modes, making the reduction in the
valid sampling time due to jitter negligible.
The PLL characteristics are determined by the loop filter design,
the PLL Charge Pump Current, and the VCO range setting. The
loop filter design is illustrated in Figure 7. Recommended
settings of VCO range and charge pump current for VESA
standard display modes are listed in Table 9.
CP
8nF
CZ
80nF
RZ
1.5k
FILT
PVD
04740-005
Figure 7. PLL Loop Filter Detail
Four programmable registers are provided to optimize the
performance of the PLL. These registers are
1.
The 12-Bit Divisor Register. The input Hsync frequencies
can accommodate any Hsync as long as the product of the
Hsync and the PLL divisor falls within the operating range
of the VCO. The PLL multiplies the frequency of the Hsync
signal, producing pixel clock frequencies in the range of
10 MHz to 95 MHz. The divisor register controls the exact
multiplication factor. This register may be set to any value
between 2 and 4095 as long as the output frequency is
within range.
2.
The 2-Bit VCO Range Register. To improve the noise
performance of the AD9980, the VCO operating frequency
range is divided into four overlapping regions. The VCO
range register sets this operating range. The frequency
ranges for the four regions are shown in Table 7.
Table 7. VCO Frequency Ranges
PV1
PV0
Pixel Clock
Range (MHz)
KVCO
Gain (MHz/V)
0
10 to 21
150
0
1
21 to 42
150
1
0
42 to 84
150
1
84 to 95
150
3.
The 3-bit Charge Pump Current Register. This register
varies the current that drives the low-pass loop filter. The
possible current values are listed in Table 8.
Table 8. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
Current (A)
0
50
0
1
100
0
1
0
150
0
1
250
1
0
350
1
0
1
500
1
0
750
1
1500
4.
The 5-bit Phase Adjust Register. The phase of the generated
sampling clock may be shifted to locate an optimum samp-
ling point within a clock cycle. The phase adjust register
provides 32 phase-shift steps of 11.25° each. The Hsync
signal with an identical phase shift is available through the
HSOUT pin. Phase adjust is still available if an external
pixel clock is used. The COAST pin or internal Coast is
used to allow the PLL to continue to run at the same
frequency in the absence of the incoming Hsync signal or
during disturbances in Hsync (such as from equalization
pulses). This may be used during the vertical sync period
or at any other time that the Hsync signal is unavailable.
The polarity of the Coast signal may be set through the
Coast polarity register (Register 0x18, Bits [6:5]). Also, the
polarity of the Hsync signal may be set through the Hsync
polarity register (Register 0x12, Bits [5:4]). For both Hsync
and Coast, a value of 1 is active high. The internal Coast
function is driven off of the Vsync signal, which is typically
a time when Hsync signals may be disrupted with extra
equalization pulses.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150B24H150BL | CONVERTER MOD DC/DC 24V 150W |
| SY100E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| SY10E446JZ TR | IC CONV 4BIT PAR/SER 28-PLCC |
| SY10E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| D38999/26FC8SN | CONN PLUG 8POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9980KSTZ-RL95 | 制造商:Analog Devices 功能描述: |
| AD9980PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9981 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9981/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。