參數(shù)資料
型號(hào): AD9980KSTZ-80
廠商: Analog Devices Inc
文件頁數(shù): 16/44頁
文件大?。?/td> 0K
描述: IC INTERFACE 8BIT ANALOG 80LQFP
標(biāo)準(zhǔn)包裝: 90
應(yīng)用: 視頻
接口: 模擬
電源電壓: 3.13 V ~ 3.47 V
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 管件
安裝類型: 表面貼裝
配用: AD9980/PCBZ-ND - KIT EVALUATION AD9980
AD9980
Rev. 0 | Page 23 of 44
Hexadecimal
Address
Read and
Write or
Read Only
Bits
Default
Value
Register
Name
Description
0x12
R/W
7
0*** ****
Hsync Control
Active Hsync Override.
0 = The chip determines the active Hsync source.
1 = The active Hsync Source is set by 0x12, Bit 6.
6
*0** ****
Selects the source of the Hsync for PLL and sync processing. This
bit is used only if 0x12, Bit 7 is set to 1 or if both syncs are active.
0 = Hsync is from Hsync input pin.
1 = Hsync is from SOG.
5
**0* ****
Hsync Polarity Override.
0 = The chip selects the Hsync input polarity.
1 = The polarity of the input Hsync is controlled by 0x12, Bit 4.
This applies to both Hsync0 and Hsync1.
4
***1 ****
Hsync input polarity: this bit is used only if 0x12, Bit 5 is set to 1.
0 = Active low input Hsync.
1 = Active high input Hsync.
3
**** 1***
Sets the polarity of the Hsync output signal.
0 = Active low Hsync output.
1 = Active high Hsync output.
0x13
R/W
7:0
0010 0000
Hsync
Duration
Sets the number of pixel clocks that Hsync out is active.
0x14
R/W
7
0*** ****
Vsync Control
Active Vsync Override.
0 = The chip determines the active Vsync source.
1 = The active Vsync source is set by 0x14, Bit 6.
6
*0** ****
Selects the source of Vsync for the sync processing. This bit is used
only if 0x14, Bit 7 is set to 1.
0 = Vsync is from the Vsync input pin.
1 = Vsync is from the sync separator.
5
**0* ****
Vsync Polarity Override.
0 = The chip selects the input Vsync polarity.
1 = The polarity of the input Vsync is set by 0x14, Bit 4.
This applies to both Vsync0 and Vsync1.
4
***1 ****
Vsync input polarity: this bit is used only if 0x14, Bit 5 is set to 1.
0 = Active low input Vsync.
1 = Active high input Vsync.
3
**** 1***
Sets the polarity of the output Vsync signal.
0 = Active low output Vsync.
1 = Active high output Vsync.
2
**** *0**
0 = The Vsync filter is disabled.
1 = The Vsync filter is enabled.
This needs to be enabled when using the Hsync to Vsync counter.
1
**** **0*
Enables the Vsync duration block. This is designed to be used with
the Vsync filter.
0 = Vsync output duration is unchanged.
1 = Vsync output duration is set by Register 0x15.
0x15
R/W
7:0
0000 1010
Vsync Duration
Sets the number of Hsyncs that Vsync out is active. This is only
used if 0x14, Bit 1 is set to 1.
0x16
R/W
7:0
0000 0000
Precoast
The number of Hsync periods to Coast prior to Vsync.
0x17
R/W
7:0
0000 0000
Postcoast
The number of Hsync periods to Coast after Vsync.
0x18
R/W
7
0*** ****
Coast and
Clamp Control
Coast Source.
Selects the source of the Coast signal.
0 = Using internal Coast generated from Vsync.
1 = Using external Coast signal from external COAST pin.
6
*0** ****
Coast Polarity Override.
0 = The chip selects the external Coast polarity.
1 = The polarity of the external Coast signal is set by 0x18, Bit 5.
相關(guān)PDF資料
PDF描述
V150B24H150BL CONVERTER MOD DC/DC 24V 150W
SY100E445JZ TR IC CONV 4BIT SER/PAR 28-PLCC
SY10E446JZ TR IC CONV 4BIT PAR/SER 28-PLCC
SY10E445JZ TR IC CONV 4BIT SER/PAR 28-PLCC
D38999/26FC8SN CONN PLUG 8POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9980KSTZ-95 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9980KSTZ-RL95 制造商:Analog Devices 功能描述:
AD9980PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface
AD9981 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface
AD9981/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface