- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11769 > AD9883AKSTZ-110 (Analog Devices Inc)IC FLAT PANEL INTERFACE 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9883AKSTZ-110 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FLAT PANEL INTERFACE 80-LQFP |
| 標準包裝： | 90 |
| 應用： | 顯示器，監(jiān)控器，電視 |
| 接口： | 模擬 |
| 電源電壓： | 3 V ~ 3.6 V |
| 封裝/外殼： | 80-LQFP |
| 供應商設備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. B
AD9883A
–17–
2-WIRE SERIAL CONTROL REGISTER DETAIL CHIP
IDENTIFICATION
00
7–0
Chip Revision
An 8-bit register that represents the silicon revision. Revi-
sion 0 = 0000 0000, Revision 1 = 0000 0001, Revision 2 =
0000 0010.
PLL DIVIDER CONTROL
01
7–0
PLL Divide Ratio MSBs
The 8 most significant bits of the 12-bit PLL divide ratio
PLLDIV. (The operational divide ratio is PLLDIV + 1.)
The PLL derives a master clock from an incoming Hsync
signal. The master clock frequency is then divided by an
integer value, such that the output is phase-locked to
Hsync. This PLLDIV value determines the number of
pixel times (pixels plus horizontal blanking overhead) per
line. This is typically 20% to 30% more than the number
of active pixels in the display.
The 12-bit value of the PLL divider supports divide ratios
from 2 to 4095. The higher the value loaded in this regis-
ter, the higher the resulting clock frequency with respect
to a fixed Hsync frequency.
VESA has established some standard timing specifications
that assist in determining the value for PLLDIV as a
function of horizontal and vertical display resolution and
frame rate (Table V).
However, many computer systems do not conform pre-
cisely to the recommendations, and these numbers should
be used only as a guide. The display system manufacturer
should provide automatic or manual means for optimizing
PLLDIV. An incorrectly set PLLDIV will usually produce
one or more vertical noise bars on the display. The greater
the error, the greater the number of bars produced.
The power-up default value of PLLDIV is 1693
(PLLDIVM = 69H, PLLDIVL = DxH).
The AD9883A updates the full divide ratio only when the
LSBs are changed. Writing to the MSB by itself will not
trigger an update.
02
7–4
PLL Divide Ratio LSBs
The 4 least significant bits of the 12-bit PLL divide ratio
PLLDIV. The operational divide ratio is PLLDIV + 1.
The power-up default value of PLLDIV is 1693
(PLLDIVM = 69H, PLLDIVL = DxH).
The AD9883A updates the full divide ratio only when this
register is written to.
CLOCK GENERATOR CONTROL
03
7–6
VCO Range Select
Two bits that establish the operating range of the clock
generator.
VCORNGE must be set to correspond with the desired
operating frequency (incoming pixel rate).
The PLL gives the best jitter performance at high fre-
quencies. For this reason, to output low pixel rates and
still get good jitter performance, the PLL actually operates
at a higher frequency but then divides down the clock rate
afterwards. Table VII shows the pixel rates for each VCO
range setting. The PLL output divisor is automatically
selected with the VCO range setting.
Table VII. VCO Ranges
VCORNGE
Pixel Rate Range
00
12–32
01
32–64
10
64–110
11
110–140
The power-up default value is 01.
03
5–3
CURRENT Charge Pump Current
Three bits that establish the current driving the loop filter
in the clock generator.
Table VIII. Charge Pump Currents
CURRENT
Current ( A)
000
50
001
100
010
150
011
250
100
350
101
500
110
750
111
1500
CURRENT must be set to correspond with the desired
operating frequency (incoming pixel rate).
The power-up default value is current = 001.
Table VI. Control Register Map (continued)
Write and
Hex
Read or
Default
Register
Address
Read Only
Bits
Value
Name
Function
16H
R/
W
7:0
Test Register
Reserved for future use.
17H
RO
7:0
Test Register
Reserved for future use.
18H
RO
7:0
Test Register
Reserved for future use.
*The AD9883A only updates the PLL divide ratio when the LSBs are written to (register 02H).
相關PDF資料 |
PDF描述 |
|---|---|
| 5227699-3 | CONN JACK BNC STR 50 OHM PCB TIN |
| D38999/24WD19SA | CONN RCPT 19POS JAM NUT W/SCKT |
| V150B24H150B | CONVERTER MOD DC/DC 24V 150W |
| V150B12H150BG3 | CONVERTER MOD DC/DC 12V 150W |
| V150B12H150BG | CONVERTER MOD DC/DC 12V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9883AKSTZ-110 | 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE |
| AD9883AKSTZ-140 | 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9883AKSTZ-RL110 | 功能描述:IC INTERFACE FLAT 110MHZ 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| AD9883KST-110 | 制造商:Rochester Electronics LLC 功能描述:110MHZ ANALOG INTERFACE F - Bulk |
| AD9884 | 制造商:AD 制造商全稱:Analog Devices 功能描述:100 MSPS/140 MSPS Analog Flat Panel Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。