參數(shù)資料
型號(hào)： AD9857
廠商： Analog Devices, Inc.
英文描述： CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
中文描述： 的CMOS 200 MSPS的14位正交數(shù)字上變頻器
文件頁(yè)數(shù)： 3/31頁(yè)
文件大?。?/td> 551K
代理商： AD9857
–3–
AD9857
REV. 0
Test
Level
AD9857
Min
Parameter
Temp
Typ
Max
Unit
SPURIOUS POWER (Off Channel, Measured in
Equivalent Bandwidth), Output Attenuated 18 dB
Relative to Full Scale
6.4 MHz Bandwidth
3.2 MHz Bandwidth
1.6 MHz Bandwidth
0.8 MHz Bandwidth
0.4 MHz Bandwidth
0.2 MHz Bandwidth
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
IV
IV
IV
IV
IV
IV
–51
–54
–56
–59
–62
–63
dBc
dBc
dBc
dBc
dBc
dBc
TIMING CHARACTERISTICS
Serial Control Bus
Maximum Frequency
Minimum Clock Pulsewidth Low (t
PWL
)
Minimum Clock Pulsewidth High (t
PWH
)
Maximum Clock Rise/Fall Time
Minimum Data Setup Time (t
DS
)
Minimum Data Hold Time (t
DH
)
Maximum Data Valid Time (t
DV
)
Wake-Up Time
1
Minimum RESET Pulsewidth High (t
RH
)
Minimum
CS
Setup Time
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
I
I
I
I
I
I
I
I
I
I
10
MHz
ns
ns
ms
ns
ns
ns
ms
SYSCLK
2
Cycles
ns
30
30
1
30
0
35
1
5
40
CMOS LOGIC INPUTS
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Input Capacitance
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
I
I
I
I
V
2.0
V
V
μ
A
μ
A
pF
0.8
5
5
3
CMOS LOGIC OUTPUTS (1 mA LOAD)
Logic “1” Voltage
Logic “0” Voltage
POWER SUPPLY V
S
CURRENT
3
(All Power Specs
at V
DD
= 3.3 V, 25
°
C, REFCLK = 200 MHz)
Full Operating Conditions
160 MHz Clock (
×
16)
120 MHz Clock (
×
12)
Burst Operation (25%)
Single-Tone Mode
Power-Down Mode
Full-Sleep Mode
25
°
C
25
°
C
I
I
2.7
mA
mA
0.4
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
25
°
C
I
I
I
I
I
I
I
615
515
400
450
310
80
13.5
mA
mA
mA
mA
mA
mA
mA
NOTES
1
Wake-Up Time refers to recovery from Full Sleep Mode. The longest time required is for the Reference Clock Multiplier PLL to lock up (if it is being used). The
Wake-Up Time assumes that there is no capacitor on DAC_BP, and that the recommended PLL loop filter values are used. The state of the Reference Clock Multi-
plier lock can be determined by observing the signal on the PLL_LOCK pin.
2
SYSCLK refers to the actual clock frequency used on-chip by the AD9857. If the Reference Clock Multiplier is used to multiply the external reference frequency, the
SYSCLK frequency is the external frequency multiplied by the Reference Clock Multiplier multiplication factor. If the Reference Clock Multiplier is not
used, the SYSCLK frequency is the same as the external REFCLK frequency.
3
CIC = 2, INV SINC ON, FTW = 40%, PLL OFF, Auto Power-Down Between Burst On, TxENABLE Duty Cycle = 25%.
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
AD9857AST CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
AD9865 Broadband Modem Mixed-Signal Front End
AD9865-EB Broadband Modem Mixed-Signal Front End
AD9865BCP Broadband Modem Mixed-Signal Front End
AD9865BCPRL Broadband Modem Mixed-Signal Front End
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9857/PCB 制造商:Analog Devices 功能描述:Evaluation Board For AD9857
AD9857/PCBZ 功能描述:BOARD EVALUATION FOR AD9857 RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開(kāi)發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
AD9857/PCBZ 制造商:Analog Devices 功能描述:EVAL BOARD, AD9857 DIRECT DIGITAL SYNTHE
AD9857_04 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
AD9857AST 制造商:Analog Devices 功能描述:Digital Up Converter 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14 BIT 200 MSPS QUADRATR DIG UPCONV - Tape and Reel 制造商:Analog Devices 功能描述:IC 14-BIT DAC DDS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*