- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9857 (Analog Devices, Inc.) CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter PDF資料下載
參數(shù)資料
| 型號： | AD9857 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
| 中文描述： | 的CMOS 200 MSPS的14位正交數(shù)字上變頻器 |
| 文件頁數(shù)： | 21/31頁 |
| 文件大?。?/td> | 551K |
| 代理商： | AD9857 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
AD9857
–21–
REV. 0
CONTROL REGISTER DESCRIPTION
Reference Clock (REFCLK) Multiplier—Register Address 00h,
Bits 0, 1, 2, 3, 4
A 5-bit number (M), the value of which determines the multipli-
cation factor for the internal PLL (Bit 4 is the MSB). The system
clock (SYSCLK) is M times the frequency of the REFCLK input
signal. If M = 01h, the PLL circuit is bypassed and f
SYSCLK
=
f
REFCLK
. If 04h
≤
M
≤
14h, the PLL multiplies the REFCLK fre-
quency by M (4
–
20 decimal). Any other value of M is considered
an invalid entry.
PLL Lock Control—Register Address 00h, Bit 5
When set to a logic 0, the device uses the status of the PLL
Lock Indicator pin to internally control the operation of the 14-
bit parallel data path. When set to a Logic 1, the internal control
logic ignores the status of the PLL Lock Indicator pin.
LSB First—Register Address 00h, Bit 6
When set to a Logic 1, the serial interface accepts serial data
in LSB First format. When set to a Logic 0, MSB First for-
mat is assumed.
SDIO Input Only—Register Address 00h, Bit 7
When set to a Logic 1, the serial data I/O pin (SDIO) is config-
ured as an input only pin. When set to a logic 0, the SDIO pin
has bidirectional operation.
Operating Mode—Register Address 01h, Bits 0, 1
00h: Selects the Quadrature Modulation Mode of operation.
01h: Selects the Single-Tone Mode of operation.
02h: Selects the Interpolating DAC Mode of operation.
03h: Invalid entry.
Auto Power-Down—Register Address 01h, Bit 2
When set to a Logic 1, the device automatically switches into its
low-power mode whenever TxENABLE is deasserted for a suffi-
ciently long period of time. When set to a Logic 0, the device
only powers down in response to the Digital Power-Down pin.
Full Sleep Mode—Register Address 01h, Bit 3
When set to a Logic 1, the device completely shuts down.
Reserved—Register Address 01h, Bit 4
Reserved—Register Address 01h, Bit 5
This bit must always be set to 0.
Inverse SINC Bypass—Register Address 01h, Bit 6
When set to a Logic 1, the Inverse Sinc filter is BYPASSED.
When set to a Logic 0, the Inverse Sinc filter is active.
CIC Clear—Register Address 01h, Bit 7
When set to a Logic 1, the CIC filters are cleared. When set to a
Logic 0, the CIC filters operate normally.
PROFILE #0
Tuning Word—Register Address 02h, Bits 0, 1, 2, 3, 4, 5, 6, 7
The lower byte of the 32-bit frequency tuning word, Bits 0
–
7.
Tuning Word—Register Address 03h, Bits 0, 1, 2, 3, 4, 5, 6, 7
The second byte of the 32-bit frequency tuning word, Bits 8
–
15.
Tuning Word—Register Address 04h, Bits 0,1, 2, 3, 4, 5, 6, 7
The third byte of the 32-bit frequency tuning word, Bits 16
–
23.
Tuning Word—Register Address 05h, Bits 0, 1, 2, 3, 4, 5, 6, 7
The fourth byte of the 32-bit frequency tuning word, Bits 24
–
31.
Inverse CIC Bypass—Register Address 06h, Bit 0
When set to a Logic 1, the Inverse CIC filter is BYPASSED.
When set to a Logic 0, the Inverse CIC filter is active.
Spectral Invert—Register Address 06h, Bit 1
The quadrature modulator takes the form:
I
×
cos(
ω
) + Q
×
sin(
ω
) when set to a Logic 1.
I
×
cos(
ω
)
–
Q
×
sin(
ω
) when set to a Logic 0.
CIC Interpolation Rate—Register Address 06h, Bits 2, 3, 4,
5, 6, 7
00h: Invalid entry.
01h: CIC filters BYPASSED.
02h
–
3Fh: CIC interpolation rate (2
–
63, decimal).
Output Scale Factor—Register Address 07h, Bits 0, 1, 2, 3, 4,
5, 6, 7
An 8-bit number that serves as a multiplier for the data pathway
before the data is delivered the DAC. It has an LSB weight of 2
–
7
(0.0078125). This yields a multiplier range of 0 to 1.9921875.
PROFILE #1
Tuning Word—Register Address 08h, Bits 0, 1, 2, 3, 4, 5, 6, 7
The lower byte of the 32-bit frequency tuning word, Bits 0
–
7.
Tuning Word—Register Address 09h, Bits 0, 1, 2, 3, 4, 5, 6, 7
The second byte of the 32-bit frequency tuning word, Bits 8
–
15.
Tuning Word—Register Address 0Ah, Bits 0, 1, 2, 3, 4, 5, 6, 7
The third byte of the 32-bit frequency tuning word, Bits 16
–
23.
Tuning Word—Register Address 0Bh, Bits 0, 1, 2, 3, 4, 5, 6, 7
The fourth byte of the 32-bit frequency tuning word, Bits 24
–
31.
Inverse CIC Bypass—Register Address 0Ch, Bit 0
When set to a Logic 1, the Inverse CIC filter is BYPASSED.
When set to a Logic 0, the Inverse CIC filter is active.
Spectral Invert—Register Address 0Ch, Bit 1
The quadrature modulator takes the form:
I
×
cos(
ω
) + Q
×
sin(
ω
) when set to a Logic 1.
I
×
cos(
ω
) + Q
×
sin(
ω
) when set to a Logic 0.
CIC Interpolation Rate—Register Address 0Ch, Bits 2, 3, 4,
5, 6, 7
00h: Invalid entry.
01h: CIC filters BYPASSED.
02h
–
3Fh: CIC interpolation rate (2
–
63, decimal).
Output Scale Factor—Register Address 0Dh, Bits 0, 1, 2, 3, 4,
5, 6, 7
An 8-bit number that serves as a multiplier for the data pathway
before the data is delivered the DAC. It has an LSB weight of 2
–
7
(0.0078125). This yields a multiplier range of 0 to 1.9921875.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9857AST | CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
| AD9865 | Broadband Modem Mixed-Signal Front End |
| AD9865-EB | Broadband Modem Mixed-Signal Front End |
| AD9865BCP | Broadband Modem Mixed-Signal Front End |
| AD9865BCPRL | Broadband Modem Mixed-Signal Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9857/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9857 |
| AD9857/PCBZ | 功能描述:BOARD EVALUATION FOR AD9857 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| AD9857/PCBZ | 制造商:Analog Devices 功能描述:EVAL BOARD, AD9857 DIRECT DIGITAL SYNTHE |
| AD9857_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
| AD9857AST | 制造商:Analog Devices 功能描述:Digital Up Converter 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14 BIT 200 MSPS QUADRATR DIG UPCONV - Tape and Reel 制造商:Analog Devices 功能描述:IC 14-BIT DAC DDS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。