- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD977A (Analog Devices, Inc.) 16-Bit, 200 kSPS BiCMOS A/D Converter(200kSPS 16位A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD977A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit, 200 kSPS BiCMOS A/D Converter(200kSPS 16位A/D轉(zhuǎn)換器) |
| 中文描述： | 16位，200 kSPS的BiCMOS工藝的A / D轉(zhuǎn)換器（速度高達(dá)200ksps的16位的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 19/24頁 |
| 文件大?。?/td> | 287K |
| 代理商： | AD977A |
AD977/AD977A
–19–
REV. A
OFFSET AND GAIN ADJUSTMENT
The AD977/AD977A is factory trimmed to minimize gain,
offset and linearity errors. In some applications, where the ana-
log input signal is required to meet the full dynamic range of the
ADC, the gain and offset errors need to be externally trimmed
to zero. Figures 12 and 13 show the required trim circuitry to
correct for these offset and gain errors.
Where adjustment is required, offset error must be corrected
before gain error. To achieve this in the bipolar input configura-
tion, trim the offset potentiometer with the input voltage set to
1/2 LSB below ground. Then adjust the potentiometer until the
major carry transition is located between 1111 1111 1111 1111
and 0000 0000 0000 0000. To adjust the gain error, an analog
signal should be input at either the first code transition (ADC
negative full scale) or the last code transition (ADC positive full
scale). Thus, to adjust for full-scale error, an input voltage of
FS/2–3/2 LSBs can be applied to V
IN
, and the gain potentiom-
eter should be adjusted until the output code flickers between
the last positive code transition 0111 1111 1111 1111 and 0111
1111 1111 1110. Should the first code transition need adjust-
ing, the trim procedure should consist of applying an analog
input signal of –FS/2 + 1/2LSB to the V
IN
input and adjust-
ing the trim until the output code flickers between 1000 0000
0000 0000 and 1000 0000 0000 0001.
AC PERFORMANCE
The AD977/AD977A is fully specified and tested for dynamic
performance specifications. The ac parameters are required for
signal processing applications such as speech recognition and
spectrum analysis. These applications require information on
the ADC’s effect on the spectral content of the input signal.
Hence, the parameters for which the AD977/AD977A is
specified include S/(N+D), THD and Spurious Free Dy-
namic Range. These terms are discussed in greater detail in the
following sections.
As a general rule, it is recommended that the results from sev-
eral conversions be averaged to reduce the effects of noise and
thus improve parameters such as S/(N+D) and THD. The ac
performance of the AD977/AD977A can be optimized by operat-
ing the ADC at its maximum sampling rate of 100 kHz/200 kHz
and digitally filtering the resulting bit stream to the desired signal
bandwidth. By distributing noise over a wider frequency range
the noise density in the frequency band of interest can be re-
duced. For example, if the required input bandwidth is 50 kHz,
FREQUENCY – kHz
0
–10
0
100
10
20
30
40
–40
–70
–130
–20
–30
–60
–50
A
–90
–120
–80
–110
–100
50
60
70
80
90 95
5
15
25
35
45
55
65
75
85
5280 POINT FFT
F
SAMPLE
= 200kHz
F
IN
= 20kHz, 0dB
SNRD = 86dB
THD = –101dB
Figure 17. FFT Plot
the AD977/AD977A could be oversampled by a factor of 2/4.
This would yield a 3/6 dB improvement in the effective SNR
performance.
DC PERFORMANCE
The factory calibration scheme used for the AD977/AD977A
compensates for bit weight errors that may exist in the capacitor
array. The mismatch in capacitor values is adjusted (using the
calibration coefficients) during a conversion resulting in excel-
lent dc linearity performance. Figures 18, 19, 20 and 21, re-
spectively, show typical INL, typical DNL, typical positive and
negative INL distribution plots for the AD977/AD977A at +25
°
C.
A histogram test is a statistical method for deriving an A/D
converter’s differential nonlinearity. A ramp input is sampled
by the ADC and a large number of conversions are taken at
each voltage level, averaged then stored. The effect of averaging
is to reduce the transition noise by 1/n. If 64 samples are averaged
at each point, the effect of transition noise is reduced by a factor
of 8, i.e., a transition noise of 0.8 LSBs rms is reduced to
0.1 LSBs rms. Theoretically the codes, during a test of DNL,
would all be the same size and therefore have an equal number
of occurrences. A code with an average number of occurrences
would have a DNL of “0.” A code that is different from the
average would have a DNL that was either greater or less than
zero LSB. A DNL of –1 LSB indicates that there is a missing
code present at the 16-bit level and that the ADC exhibits 15-
bit performance.
OUTPUT CODE – K
0
66
5
10
15
20
25
30
35
2.0
–2.0
0
–0.5
–1.0
–1.5
1.0
0.5
1.5
40
45
50
55
60
100%
L
Figure 18. INL Plot
OUTPUT CODE – K
0
66
5
10
15
20
25
30
35
2.0
–2.0
0
–0.5
–1.0
–1.5
1.0
0.5
1.5
40
45
50
55
60
100%
L
Figure 19. DNL Plot
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9803JST | CCD Signal Processor For Electronic Cameras |
| AD9804 | Complete 10-Bit 18 MSPS CCD Signal Processor |
| AD9804JST | Complete 10-Bit 18 MSPS CCD Signal Processor |
| AD9850BRS | CMOS, 125 MHz Complete DDS Synthesizer |
| AD9850 | CMOS,125 MHz Complete DDS Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD977AAN | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 16-bit Serial 20-Pin PDIP N 制造商:Analog Devices 功能描述:IC 16BIT ADC DIP20 977 |
| AD977AANZ | 功能描述:IC ADC 16BIT 200KSPS 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD977AAR | 功能描述:IC ADC 16BIT 200KSPS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD977AARS | 功能描述:IC ADC 16BIT 200KSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD977AARSZ | 功能描述:IC ADC 16BIT 200KSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。