- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD977 (Analog Devices, Inc.) 16-Bit, 100 kSPS BiCMOS A/D Converter(100kSPS 16位A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD977 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit, 100 kSPS BiCMOS A/D Converter(100kSPS 16位A/D轉(zhuǎn)換器) |
| 中文描述： | 16位，100 kSPS的BiCMOS工藝的A / D轉(zhuǎn)換器（100ksps的16位的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 12/24頁 |
| 文件大小： | 287K |
| 代理商： | AD977 |
AD977/AD977A
–12–
REV. A
For both the AD977 and the AD977A the data should be
clocked out during the first half of
BUSY
so not to degrade
conversion performance. For the AD977 this requires use of a
4.8 MHz DATACLK or greater, with data being read out as
soon as the conversion process begins. For the AD977A it re-
quires use of a 10 MHz DATACLK or greater.
It is not recommended that data be shifted through the TAG
input in this mode as it will certainly result in clocking of data
during the second half of the conversion.
EXTERNAL CONTINUOUS CLOCK DATA READ AFTER
CONVERSION WITH SYNC OUTPUT GENERATED
Figure 8 illustrates the method by which data from conversion
“n” can be read after the conversion is complete using a con-
tinuous external clock, with the generation of a SYNC output.
What permits the generation of a SYNC output is a transition of
DATACLK while either
CS
is high or while both
CS
and R/
C
are
low.
With a continuous clock the
CS
pin cannot be tied low as it
could be with a discontinuous clock. Use of a continuous clock,
while a conversion is occurring, can increase the DNL and
Transition Noise of the AD977/AD977A.
After a conversion is complete, indicated by
BUSY
returning
high, the result of that conversion can be read while
CS
is low
and R/
C
is high. In Figure 8 clock pulse #0 is used to enable the
generation of a SYNC pulse. The SYNC pulse is actually clocked
out approximately 40 ns after the rising edge of clock pulse #1.
The SYNC pulse will be valid on the falling edge of clock pulse
#1 and the rising edge of clock pulse #2. The MSB will be valid
on the falling edge of clock pulse #2 and the rising edge of clock
pulse #3. The LSB will be valid on the falling edge of clock
pulse #17 and the rising edge of clock pulse #18. Approximately
50 ns after the rising edge of clock pulse #18 the DATA output
pin will reflect the state of the TAG input pin during the rising
edge of clock pulse #2.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz) and,
with the AD977A, the maximum possible throughput is ap-
proximately 195 kHz and not the rated 200 kHz.
For details on use of the TAG input with this mode see the Use
of the TAG Input section.
Figure 8.Conversion and Read Timing Using an External Continuous Data Clock (EXT/
INT
Set to Logic High)
CS
BUSY
R/C
BIT 15
(MSB)
BIT 14
t
2
TAG 2
BIT 0
(LSB)
TAG 0
TAG 1
TAG 0
TAG 1
TAG 2
TAG 16
TAG 17
TAG 18
TAG 19
t
13
0
t
14
t
12
1
2
3
4
17
18
t
1
t
15
t
16
t
17
t
19
t
24
t
12
t
23
t
18
t
18
t
16
EXT
DATACLK
TAG
DATA
SYNC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD977A | 16-Bit, 200 kSPS BiCMOS A/D Converter(200kSPS 16位A/D轉(zhuǎn)換器) |
| AD9803JST | CCD Signal Processor For Electronic Cameras |
| AD9804 | Complete 10-Bit 18 MSPS CCD Signal Processor |
| AD9804JST | Complete 10-Bit 18 MSPS CCD Signal Processor |
| AD9850BRS | CMOS, 125 MHz Complete DDS Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9772 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter |
| AD9772A | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
| AD9772AAST | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14BIT 160 MSPS TXDAC+ W/2X INTERPOLATION - Tape and Reel 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Number of Bi |
| AD9772AASTRL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP T/R |
| AD9772AASTZ | 功能描述:IC DAC 14BIT 160MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。