![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/AD9779BSVZ_datasheet_95977/AD9779BSVZ_42.png)
AD9776/AD9778/AD9779
Rev. A | Page 42 of 56
05
36
1-
12
0
REFERENCE
CLOCK IN
DATA
CLOCK OUT
INPUT
DATA
tSREFCLK
tHREFCLK
tSDATACLK
tHDATACLK
Figure 92. Timing Specifications, PLL Enabled or Disabled, Interpolation = 1×
REFERENCE
CLOCK IN
DATA
CLOCK OUT
SYNC_IN
tS_SYNC
tH_SYNC
0
536
1-
1
21
INPUT
DATA
tSREFCLK
tHREFCLK
tSDATACLK
tHDATACLK
Figure 93. Timing Specifications, PLL Enabled or Disabled, Interpolation = 2×
0
53
61
-12
2
REFERENCE
CLOCK IN
DATA
CLOCK OUT
INPUT
DATA
tSREFCLK
tHREFCLK
tSDATACLK
tHDATACLK
tS_SYNC
tH_SYNC
SYNC_IN
Figure 94. Timing Specifications, PLL Enabled or Disabled, Interpolation = 4×
REFERENCE
CLOCK IN
DATA
CLOCK OUT
05
36
1-
1
23
INPUT
DATA
tSREFCLK
tHREFCLK
tSDATACLK
tHDATACLK
SYNC_IN
tS_SYNC
tH_SYNC
Figure 95. Timing Specifications, PLL Enabled or Disabled, Interpolation = 8×