DBVDD = AVDD1 = AVDD2 = 3.3 V, DVDD = CLKVDD = ADVDD = ACVDD = 2.5 V, I
參數(shù)資料
型號(hào): AD9726-EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 20/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9726
產(chǎn)品培訓(xùn)模塊: DAC Architectures
設(shè)計(jì)資源: AD9726 Eval Brd Schematic
AD9726 Eval Brd BOM
標(biāo)準(zhǔn)包裝: 1
系列: TxDAC+®
DAC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 400M
數(shù)據(jù)接口: 并聯(lián)
DAC 型: 電流
工作溫度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: AD9726
相關(guān)產(chǎn)品: AD9726BSVZ-ND - IC DAC 16IT LVDS 400MSPS 80-TQFP
AD9726BSVZRL-ND - IC DAC 16IT LVDS 400MSPS 80-TQFP
AD9726
Rev. B | Page 5 of 24
DIGITAL SIGNAL SPECIFICATIONS
DBVDD = AVDD1 = AVDD2 = 3.3 V, DVDD = CLKVDD = ADVDD = ACVDD = 2.5 V, IOUT-FS = 20 mA, internal reference,
TMIN to TMAX, unless otherwise specified.
Table 3.
Parameter
Min
Typ
Max
Unit
DAC CLOCK INPUTS (CLK±)
Differential Voltage
0.5
1.0
V
Common-Mode Voltage
1.0
1.25
V
LVDS INPUTS (DB[15:0]±, DCLK_IN±)
Input Voltage Range
825
1575
mV
Differential Threshold Voltage
100
mV
Differential Input Impedance
100
Ω
LVDS OUTPUT (DCLK_OUT±)
Differential Output Voltage1
250
400
mV
Offset Voltage
1.0
1.2
V
Short-Circuit Output Current
20
mA
CMOS INPUTS (CSB, SCLK, SDIO, RESET)
Logic 0 Voltage
0.5
V
Logic 1 Voltage
2.5
V
Input Current
1
nA
CMOS OUTPUTS (SDO, SDIO)
Logic 0 Voltage
0.5
V
Logic 1 Voltage
3.0
V
Short-Circuit Output Current
10
mA
CONTROL INPUTS (SPI_DIS, SDR_EN)
Logic 0 Voltage
0.5
V
Logic 1 Voltage
2.0
V
Input Current
1
nA
1 With 100 Ω external load.
TIMING SPECIFICATIONS
DBVDD = AVDD1 = AVDD2 = 3.3 V, DVDD = CLKVDD = ADVDD = ACVDD = 2.5 V, IOUT-FS = 20 mA, internal reference,
TMIN to TMAX, unless otherwise specified.
Table 4.
Parameter
Min
Typ
Max
Unit
LVDS DATA BUS
Data Synchronization Enabled (Default)
DDR DCLK_OUT± Propagation Delay (tDCPD-DDR)
2000
ps
DDR DB[15:0]± Setup Time (tDSU-DDR)
100
ps
DDR DB[15:0]± Hold Time (tDH-DDR)
500
ps
SDR DCLK_OUT± Propagation Delay (tDCPD-SDR)
300
ps
SDR DB[15:0]± Setup Time (tDSU-SDR)
100
ps
SDR DB[15:0]± Hold Time (tDH-SDR)
500
ps
Data Synchronization Bypassed
DB[15:0]± Setup Time (tDSU-BYPASS)
800
ps
DB[15:0]± Hold Time (tDH-BYPASS)
50
ps
CLK± to IOUT Propagation Delay (tPD-BYPASS)
0.85
ns
DB[15:0]± to IOUT Pipeline Delay (tPIPE-BYPASS)
4
DAC clock cycles
相關(guān)PDF資料
PDF描述
0210490202 CABLE JUMPER 1.25MM .178M 14POS
0210490201 CABLE JUMPER 1.25MM .178M 14POS
AP2182MPG-13 IC PWR SW USB 2CH 1.5A 8-MSOP
0210391009 CABLE JUMPER 1MM .030M 31POS
DC1337A BOARD SAR ADC LTC2309
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD972A 制造商:Analog Devices 功能描述:- Bulk
AD9731 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 170 MSPS D/A Converter
AD9731/PCB 制造商:Analog Devices 功能描述:EVAL BOARDS FOR 10 BIT 125MHZ DAC - Bulk
AD97310713F 制造商:Analog Devices 功能描述:- Rail/Tube