- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9674 > AD9553BCPZ (Analog Devices Inc)IC INTEGER-N CLCK GEN 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9553BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 29/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC INTEGER-N CLCK GEN 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘/頻率轉(zhuǎn)換器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，GPON，SONET/SHD，T1/E1 |
| 輸入： | CMOS，LVDS，晶體 |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 810MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP（5x5） |
| 包裝： | 托盤 |
| 配用： | AD9553/PCBZ-ND - BOARD EVAL FOR AD9553 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD9553
Rev. A | Page 35 of 44
REGISTER MAP DESCRIPTIONS
Control bit functions are active high unless stated otherwise. Register address values are always hexadecimal unless otherwise indicated.
Serial Port Control (Register 0x00 to Register 0x05)
Table 28.
Address
Bit
Bit Name
Description
0x00
7
Unused
Forced to Logic 0 internally, which enables 3-wire mode only.
6
LSB first
Bit order for SPI port.
0 = most significant bit and byte first (default).
1 = least significant bit and byte first.
5
Soft reset
Software initiated reset (register values set to default). This is an autoclearing bit.
4
Unused
Forced to Logic 1 internally, which enables 16-bit mode (the only mode supported
by the device).
[3:0]
Unused
Mirrored version of the contents of Register 0x00[7:4] (that is, Bits[3:0] = Bits[7:4]).
0x04
[7:1]
Unused
Unused.
0
Readback control
For buffered registers, serial port readback reads from actual (active) registers instead
of from the buffer.
0 = reads values currently applied to the internal logic of the device (default).
1 = reads buffered values that take effect on next assertion of I/O update.
0x05
[7:1]
Unused
Unused.
0
I/O update
Writing a 1 to this bit transfers the data in the serial I/O buffer registers to the
internal control registers of the device. This is an autoclearing bit.
PLL Charge Pump and PFD Control (Register 0x0A to Register 0x0D)
Table 29.
Address
Bit
Bit Name
Description
0x0A
[7:0]
Charge pump current control
These bits set the magnitude of the PLL charge pump current. The granularity is
~3.5 μA with a full-scale magnitude of ~900 μA. Default is 0x80, or ~448 μA.
Register 0x0A is ineffective unless Register 0x0B[7] = 1.
0x0B
7
Enable SPI control of charge
pump current
Controls the functionality of Register 0x0A.
0 = charge pump current based on A3 to A0 pins and Y5 to Y0 pins per Table 16 (default).
1 = charge pump current defined by Register 0x0A.
6
Enable SPI control of
antibacklash period
Controls the functionality of Register 0x0D[7:6].
0 = the device automatically controls the antibacklash period (default).
1 = antibacklash period defined by Register 0x0D[7:6].
[5:4]
Charge pump mode
Controls the mode of the PLL charge pump.
00 = tristate.
01 = pump up.
10 = pump down.
11 = normal (default).
3
Disable charge pump
Disables the charge pump (functionally equivalent to Register 0x0B[5:4] = 00).
0 = normal operation (default).
1 = disable charge pump.
2
PFD feedback input edge control
Selects the polarity of the active edge of the PLL’s feedback input.
0 = positive edge (default).
1 = negative edge.
1
PFD reference input edge control
Selects the polarity of the active edge of the PLL’s reference input.
0 = positive edge (default).
1 = negative edge.
0
Force VCO to midpoint frequency
Selects VCO control voltage functionality.
0 = normal VCO operation (default).
1 = force VCO control voltage to midscale.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467T25F2P | CONN PLUG 100POS STRAIGHT W/PINS |
| AD9550BCPZ | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9573ARUZ | IC PCI CLCOK GEN 25MHZ 16TSSOP |
| MS3452W24-22PW | CONN RCPT 4POS BOX MNT W/PINS |
| MS3452W24-22P | CONN RCPT 4POS BOX MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9553BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9554/PCBZ | 功能描述:AD9554 - Timing, Clock Generator Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 主要用途:計(jì)時(shí)，時(shí)鐘發(fā)生器 嵌入式:- 使用的 IC/零件:AD9554 主要屬性:- 輔助屬性:LED 狀態(tài)指示器 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9554-1/PCBZ | 功能描述:AD9554-1 - Timing, Clock Generator Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 主要用途:計(jì)時(shí)，時(shí)鐘發(fā)生器 嵌入式:- 使用的 IC/零件:AD9554-1 主要屬性:- 輔助屬性:LED 狀態(tài)指示器 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9554-1BCPZ | 功能描述:IC PLL CLOCK GEN 4OUT 72LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:以太網(wǎng)，SONET/SDH，Stratum 輸入:CMOS，LVDS 輸出:HCSL，LVDS，LVPECL 電路數(shù):1 比率 - 輸入:輸出:4：4 差分 - 輸入:輸出:是/是 頻率 - 最大值:942MHz 電壓 - 電源:1.4 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:1 |
| AD9554-1BCPZ-REEL7 | 功能描述:IC PLL CLOCK GEN 4OUT 72LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 PLL:是 主要用途:以太網(wǎng)，SONET/SDH，Stratum 輸入:CMOS，LVDS 輸出:HCSL，LVDS，LVPECL 電路數(shù):1 比率 - 輸入:輸出:4：4 差分 - 輸入:輸出:是/是 頻率 - 最大值:942MHz 電壓 - 電源:1.4 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:750 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。