參數(shù)資料
型號(hào): AD9410
廠商: Analog Devices, Inc.
英文描述: 10-Bit, 210 MSPS A/D Converter
中文描述: 10位,210 MSPS的A / D轉(zhuǎn)換
文件頁數(shù): 14/20頁
文件大?。?/td> 315K
代理商: AD9410
REV. 0
AD9410
–14–
Timing
The AD9410 provides latched data outputs, with six pipeline
delays in interleaved mode (see Figure 1). In parallel mode, the
A Port has one additional cycle of latency added on-chip to line
up transitions at the data ports
resulting in a latency of seven
cycles for the A Port. The length of the output data lines and
loads placed on them should be minimized to reduce transients
within the AD9410; these transients can detract from the
converter
s dynamic performance.
The minimum guaranteed conversion rate of the AD9410 is
100 MSPS. At internal clock rates below 100 MSPS, dynamic
performance may degrade. Note that lower effective sampling
rates can be obtained simply by sampling just one output port
decimating the output by two. Lower sampling frequencies can
also be accommodated by restricting the duty cycle of the clock
such that the clock high pulsewidth is a maximum of 5 ns.
EVALUATION BOARD
The AD9410 evaluation board offers an easy way to test the
AD9410. The board requires an analog input, clock, and 3 V,
5 V power supplies. The digital outputs and output clocks are
available at a standard 80-lead header P2, P3. The board has
several different modes of operation, and is shipped in the fol-
lowing configuration:
Output Timing = Parallel Mode
Output Format = Offset Binary
Internal Voltage Reference
Power Connector
Power is supplied to the board via detachable 4-pin power strips
P1, P4, P5.
VDAC
Optional DAC Supply Input (3.3 V)
EXT REF
Optional External VREF Input (2.5 V)
V
DD
Logic Supply (3.3 V)
3.3 VA
Analog Supply (3.3 V)
5 V
Analog Supply (5 V)
Analog Inputs
The evaluation board accepts a 1.5 V p-p analog input signal
centered at ground at SMB J8. This input is terminated to 50
on the board at the transformer secondary, but can be termi-
nated at the SMB if an alternative termination is desired. The
input is ac-coupled prior to the transformer. The transformer is
band limited to frequencies between approximately 1 MHz and
400 MHz.
Encode
The encode input to the board is at SMB connector J1. The
input is terminated on the board with 50
to ground. The
(>0.5 V p-p) input is ac-coupled and drives a high-speed
differential line receiver (MC10EL16). This receiver provides
sub- nanosecond rise times at its outputs
a requirement for
the ADC clock inputs for optimum performance. The EL16
outputs are PECL levels and are ac-coupled to meet the common-
mode dc levels at the AD9410 encode inputs.
REFERENCE
The AD9410 has an on-chip reference of 2.5 V available at
REF
OUT
(Pin 4). Most applications will simply tie this output
to the REF
IN
input (Pin 5). This is accomplished by placing a
jumper at E1, E6. An external reference can be used placing a
jumper at E1, E3.
Output Timing
The chip has two timing modes (see timing diagram). Inter-
leaved mode is selected by Jumper E11, E7. Parallel mode is
selected by Jumper E11, E14.
Data Format Select
Data Format Select sets the output data format that the ADC
outputs. Setting DFS (Pin 79) low at E12, E10 sets the output
format to be offset binary; setting DFS high at E12, E16 sets the
output to be two
s complement.
DS Pin
The DS,
DS
inputs are available at SMB connectors J9X and
J10X. The board is shipped with DS pulled to ground by R26.
DS
is floating (R25X is not placed).
DAC Outputs
Each channel is reconstructed by an on-board dual channel
DAC, an AD9751 to assist in debug. The performance of the
DAC has not been optimized and will not give an accurate
measure of the full performance of the ADC. It is a current
output DAC with on-board 50
termination resistors. The
outputs are available at J3 and J4.
Data Sync (DS)
The Data Sync input, DS, can be used in applications requir-
ing that a given sample will appear at a specific output Port A or
B.
When DS is held high, the ADC data outputs and clock do not
switch and are held static
.
Synchronization is accomplished by the
assertion (falling edge) of DS, within the timing constraints
T
SDS
and T
HDS
relative to an encode rising edge. (On initial
synchronization T
HDS
is not relevant.) If DS falls within the
required setup time (T
SDS
) before a given encode rising edge N,
the analog value at that point in time will be digitized and avail-
able at Port B six cycles later (interleaved mode). The very next
sample, N+1, will be sampled by the next rising encode edge and
available at Port A six cycles after that encode edge (interleaved
mode). In dual parallel mode the A Port has a seven cycle latency,
the B Port has a six cycle latency, but data is available at the
same time.
相關(guān)PDF資料
PDF描述
AD9410BSQ 10-Bit, 210 MSPS A/D Converter
AD9430 12-Bit, 170 MSPS 3.3V A/D Converter
AD9430BSV-170 12-Bit, 170 MSPS 3.3V A/D Converter
AD9432BST-80 12-Bit, 80 MSPS/105 MSPS A/D Converter
AD9432BST-105 12-Bit, 80 MSPS/105 MSPS A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9410/PCB 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD9410 - Bulk
AD9410BSQ 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays 制造商:Analog Devices 功能描述:IC 10-BIT ADC
AD9410BSQZ 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays
AD9410BSVZ 功能描述:IC ADC 10BIT 210MSPS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD9411 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 170/200 MSPS 3.3 V A/D Converter