參數(shù)資料
型號(hào): AD9393BBCZ-80
廠商: Analog Devices Inc
文件頁數(shù): 15/40頁
文件大?。?/td> 0K
描述: IC INTERFACE 80MHZ HDMI 76CSPBGA
標(biāo)準(zhǔn)包裝: 1
應(yīng)用: 視頻
接口: HDMI
電源電壓: 3.15 V ~ 3.47 V
封裝/外殼: 76-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 76-CSPBGA(6x6)
包裝: 托盤
安裝類型: 表面貼裝
產(chǎn)品目錄頁面: 775 (CN2011-ZH PDF)
AD9393
Rev. 0 | Page 22 of 40
2-WIRE SERIAL CONTROL REGISTER DETAILS
This section describes certain register details. Note that not all
registers are discussed in this section.
CHIP IDENTIFICATION
0x00—Bits[7:0], Chip Revision
An 8-bit value that reflects the current chip revision.
0x17—Bits[3:0], HSYNCs per VSYNC MSB
These bits are four MSBs of the 12-bit counter that reports the
number of HSYNCs per VSYNC on the active input. This is
useful in determining the mode and aid in setting the PLL
divide ratio.
0x18—Bit[7:0], HSYNCs per VSYNC LSB
These bits are eight LSBs of the 12-bit counter that reports the
number of HSYNCs per VSYNCs on the active input.
0x23—Bits[7:0], HSYNC Duration
These bits are an 8-bit register that sets the duration of the
HSYNC output pulse. The leading edge of the HSYNC output
is triggered by the internally generated, phase-adjusted PLL
feedback clock. The AD9393 then counts a number of pixel
clocks equal to the value in this register. This triggers the
trailing edge of the HSYNC output, which is also phase-
adjusted. The power-up default is 32.
0x24—Bit[7], HSYNC Output Polarity
This bit sets the polarity of the HSYNC output. Setting this bit
to 0 sets the HSYNC output to active low. Setting this bit to 1
sets the HSYNC output to active high. The power-up default
setting is 1.
0x24—Bit[6], VSYNC Output Polarity
This bit sets the polarity of the VSYNC output. Setting this bit to 0
sets the VSYNC output to active low. Setting this bit to 1 sets the
VSYNC output to active high. The power-up default is 1.
0x24—Bit[5] DE Output Polarity
This bit sets the polarity of the display enable (DE). 0 = DE
output polarity is negative. 1 = DE output polarity is positive.
The power-up default is 1.
0x24—Bit[4], Field Output Polarity
This bit sets the polarity of the odd/even field output signal on
Ball A7. 0 = active low = even field; active high = odd field. 1 =
active high = odd field; active high = even field. The power-up
default setting is 1.
0x24—Bit[0], Output CLK Invert
This bit allows inversion of the output clock as specified by
Register 0x25, Bits[7:6]. 0 = noninverted clock. 1 = inverted
clock. The power-up default setting is 0.
0x25—Bits[7:6], Output CLK Select
These bits select the clock output on the DCLK ball. They
include × clock, a 2× clock, a 90° phase shifted clock, or
the normal pixel clock. The power-up default setting is 01.
Table 10. Output Clock Select
Select
Result
00
× pixel clock
01
1× pixel clock
10
2× pixel clock
11
90° phase 1× pixel clock
0x25—Bits[5:4], Output Drive Strength
These two bits select the drive strength for all the high speed
digital outputs (except the VSOUT, HSOUT, and O/E). Higher
drive strength results in faster rise/fall times and in general
makes it easier to capture data. Lower drive strength results in
slower rise/fall times and helps to reduce EMI and digitally
generated power supply noise. The power-up default setting is
11. See Table 11.
Table 11. Output Drive Strength
Output Drive
Result
00
Low output drive strength
01
Medium low output drive strength
10
Medium high output drive strength
11
High output drive strength
0x25—Bits[3:2], Output Mode
These bits choose between four options for the output mode.
4:4:4 mode is standard RGB; 4:2:2 mode is YCrCb, which
reduces the number of active output pins from 24 to 16; 4:4:4
is double data rate (DDR) output mode; and the data is RGB
mode that changes on every clock edge. The power-up default
setting is 00. See Table 12.
Table 12. Output Mode
Output
Mode
Result
00
4:4:4 RGB mode
01
4:2:2 YCrCb mode + DDR 4:2:2 on D[7:0] (secondary)
10
DDR 4:4:4 DDR mode + DDR 4:2:2 on D[7:0] (secondary)
11
12-bit 4:2:2
相關(guān)PDF資料
PDF描述
V28C36H100BF2 CONVERTER MOD DC/DC 36V 100W
AD9883AKSTZ-140 IC FLAT PANEL INTERFACE 80-LQFP
V28C36H100BF CONVERTER MOD DC/DC 36V 100W
LTC4306IGN#PBF IC MUX 4CH 2-WIRE BUS 24-SSOP
MS27468P15B35SA CONN RCPT 37POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9393BBCZRL-80 功能描述:IC INTERFACE 80MHZ HDMI 76CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9394BCBZ-R7 功能描述:IC INTERFACE HDMI 12WLCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動(dòng)設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP(4x4) 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR
AD9396 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog/DVI Dual-Display Interface
AD9396/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog/DVI Dual-Display Interface
AD9396KSTZ-100 制造商:Analog Devices 功能描述:Analog/DVI Dual Display Interface 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk