參數(shù)資料
型號(hào): AD9280-EB
廠商: Analog Devices, Inc.
英文描述: Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
中文描述: 完整的8位,32 MSPS的95毫瓦的CMOS A / D轉(zhuǎn)換
文件頁(yè)數(shù): 11/24頁(yè)
文件大?。?/td> 366K
代理商: AD9280-EB
AD9280
–11–
REV. D
The actual reference voltages used by the internal circuitry of
the AD9280 appear on REFTF and REFBF. For proper opera-
tion, it is necessary to add a capacitor network to decouple these
pins. The REFTF and REFBF should be decoupled for all
internal and external configurations as shown in Figure 17.
AD9280
REFTF
REFBF
0.1
m
F
0.1
m
F
10
m
F
0.1
m
F
Figure 17. Reference Decoupling Network
Note: REFTF = reference top, force
REFBF = reference bottom, force
REFTS = reference top, sense
REFBS = reference bottom, sense
INTERNAL REFERENCE OPERATION
Figures 18, 19 and 20 show sample connections of the AD9280
internal reference in its most common configurations. (Figures
18 and 19 illustrate top/bottom mode while Figure 20 illustrates
center span mode). Figure 29 shows how to connect the AD9280
for 1 V p-p differential operation. Shorting the VREF pin
directly to the REFSENSE pin places the internal reference
amplifier, A1, in unity-gain mode and the resultant reference
output is 1 V. In Figure 18 REFBS is grounded to give an input
range from 0 V to 1 V. These modes can be chosen when the
supply is either +3 V or +5 V. The VREF pin must be bypassed to
AVSS (analog ground) with a 1.0
μ
F tantalum capacitor in
parallel with a low inductance, low ESR, 0.1
μ
F ceramic capacitor.
1V
0V
MODE
AVDD
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9280
10k
V
REF
SENSE
VREF
1V
A2
SHA
A1
0.1
m
F
1.0
m
F
Figure 18. Internal Reference—1 V p-p Input Span
(Top/Bottom Mode)
Figure 19 shows the single-ended configuration for 2 V p-p
operation. REFSENSE is connected to GND, resulting in a 2 V
reference output.
2V
0V
MODE
AVDD
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9280
10k
V
REF
SENSE
VREF
A1
1V
SHA
A2
0.1
m
F
1.0
m
F
Figure 19. Internal Reference, 2 V p-p Input Span
(Top/Bottom Mode)
Figure 20 shows the single-ended configuration that gives the
good high frequency dynamic performance (SINAD, SFDR).
To optimize dynamic performance, center the common-mode
voltage of the analog input at approximately 1.5 V. Connect the
shorted REFTS and REFBS inputs to a low impedance 1.5 V
source. In this configuration, the MODE pin is driven to a volt-
age at midsupply (AVDD/2).
Maximum reference drive is 1 mA. An external buffer is re-
quired for heavier loads.
AVDD/2
+1.5V
2V
1V
MODE
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9280
10k
V
REF
SENSE
VREF
1V
SHA
A2
A1
0.1
m
F
1.0
m
F
Figure 20. Internal Reference 1 V p-p Input Span
(Center Span Mode)
相關(guān)PDF資料
PDF描述
AD9280ARS Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9281 Dual Channel 8-Bit Resolution CMOS ADC
AD9281-EB Dual Channel 8-Bit Resolution CMOS ADC
AD9281ARS Dual Channel 8-Bit Resolution CMOS ADC
AD9283 8-Bit, 50 MSPS/80 MSPS/100 MSPS 3 V A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9280JRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 8-Bit
AD9280JRSRL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 8-Bit
AD9281 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel 8-Bit Resolution CMOS ADC
AD9281ARS 功能描述:IC ADC 8BIT DUAL CMOS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD9281ARSRL 功能描述:IC ADC 8BIT DUAL CMOS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極