- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373962 > AD9245BCPRL7-80 (ANALOG DEVICES INC) 14-Bit, 80 MSPS, 3 V A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9245BCPRL7-80 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 14-Bit, 80 MSPS, 3 V A/D Converter |
| 中文描述： | 1-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC32 |
| 封裝： | EXPOSED PAD, MO-220-VHHD-2, LFCSP-32 |
| 文件頁數(shù)： | 18/28頁 |
| 文件大小： | 1510K |
| 代理商： | AD9245BCPRL7-80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9245
03583-B-018
10
μ
F+
0.1
μ
F
VREF
SENSE
R2
R1
0.5V
AD9245
VIN–
VIN+
REFT
0.1
μ
F
0.1
μ
F
10
μ
F
0.1
μ
F
REFB
SELECT
LOGIC
ADC
CORE
+
Figure 35. Programmable Reference Configuration
EXTERNAL REFERENCE OPERATION
The use of an external reference may be necessary to enhance
the gain accuracy of the ADC or improve thermal drift charac-
teristics. When multiple ADCs track one another, a single
reference (internal or external) may be necessary to reduce gain
matching errors to an acceptable level. F
cal drift characteristics of the internal reference in both 1.0 V
and 0.5 V modes.
shows the typi-
igure 36
Figure 36. Typical VREF Drift
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
7 k load. The internal buffer still generates the positive and
negative full-scale references, REFT and REFB, for the ADC
core. The input span is always twice the value of the reference
voltage; therefore, the external reference must be limited to a
maximum of 1.0 V.
TEMPERATURE (°C)
V
–40
0
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
80
70
60
50
40
30
20
10
0
–10
–20
–30
03583-B-040
VREF = 0.5V
VREF = 1.0V
OPERATIONAL MODE SELECTION
As discussed earlier, the AD9245 can output data in either offset
binary or twos complement format. There is also a provision for
enabling or disabling the clock duty cycle stabilizer (DCS). The
MODE pin is a multilevel input that controls the data format
and DCS state. The input threshold values and corresponding
mode selections are outlined in
Table 9
Table 9. Mode Selection
MODE Voltage
Data Format
AVDD
Twos Complement
2/3 AVDD
Twos Complement
1/3 AVDD
Offset Binary
AGND (Default)
Offset Binary
.
Duty Cycle
Stabilizer
Disabled
Enabled
Enabled
Disabled
EVALUATION BOARD
The AD9245 evaluation board provides all of the support
circuitry required to operate the ADC in its various modes and
configurations. Complete schematics and layout plots follow
and demonstrate the proper routing and grounding techniques
that should be applied at the system level.
It is critical that signal sources with very low phase noise (<1 ps
rms jitter) be used to realize the ultimate performance of the
converter. Proper filtering of the input signal, to remove
harmonics and lower the integrated noise at the input, is also
necessary to achieve the specified noise performance.
The AD9245 can be driven single-ended or differentially
through a transformer. Separate power pins are provided to
isolate the DUT from the support circuitry. Each input configu-
ration can be selected by proper connection of various jumpers
(refer to the schematics).
An alternative differential analog input path using an AD8351
op amp is included in the layout, but is not populated in pro-
duction. Designers interested in evaluating the op amp with the
ADC should remove C15, R12, and R3, and populate the op
amp circuit. The passive network between the AD8351 outputs
and the AD9245 allows the user to optimize the frequency
response of the op amp for the application.
Rev. B | Page 18 of 28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9245BCPZ-80 | 14-Bit, 80 MSPS, 3 V A/D Converter |
| AD9245BCPZRL7-80 | 14-Bit, 80 MSPS, 3 V A/D Converter |
| AD9248 | 14-Bit, 20/40/65 MSPS Dual A/ D Converter |
| AD9248-20PCB | 14-Bit, 20/40/65 MSPS Dual A/ D Converter |
| AD9248-40PCB | 14-Bit, 20/40/65 MSPS Dual A/ D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9245BCPZ-20 | 功能描述:IC ADC 14BIT SGL 20MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9245BCPZ-202 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 3 V A/D Converter |
| AD9245BCPZ-40 | 功能描述:IC ADC 14BIT SGL 40MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9245BCPZ-402 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 3 V A/D Converter |
| AD9245BCPZ-65 | 功能描述:IC ADC 14BIT SGL 65MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。