參數(shù)資料
型號: AD9238BST-40
廠商: Analog Devices Inc
文件頁數(shù): 48/48頁
文件大?。?/td> 0K
描述: IC ADC 12BIT DUAL 40MSPS 64-LQFP
產(chǎn)品變化通告: AD9238 Lead Discontinuation 12/Sept/2011
標(biāo)準包裝: 1
位數(shù): 12
采樣率(每秒): 40M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 330mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(7x7)
包裝: 托盤
輸入數(shù)目和類型: 4 個單端,單極;2 個差分,單極
配用: AD9238BCP-65EBZ-ND - BOARD EVAL WITH AD9238BCP-65
AD9238
Rev. C | Page 9 of 48
Table 6. 64-Lead LQFP and 64-Lead LFCSP Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 4, 13, 16
AGND
Analog Ground.
2
VIN+_A
Analog Input Pin (+) for Channel A.
3
VIN–_A
Analog Input Pin () for Channel A.
5, 12, 17, 64
AVDD
Analog Power Supply.
6
REFT_A
Differential Reference (+) for Channel A.
7
REFB_A
Differential Reference () for Channel A.
8
VREF
Voltage Reference Input/Output.
9
SENSE
Reference Mode Selection.
10
REFB_B
Differential Reference () for Channel B.
11
REFT_B
Differential Reference (+) for Channel B.
14
VIN_B
Analog Input Pin () for Channel B.
15
VIN+_B
Analog Input Pin (+) for Channel B.
18
CLK_B
Clock Input Pin for Channel B.
19
DCS
Enable Duty Cycle Stabilizer (DCS) Mode (Tie High to Enable).
20
DFS
Data Output Format Select Bit (Low for Offset Binary, High for Twos Complement).
21
PDWN_B
Power-Down Function Selection for Channel B:
Logic 0 enables Channel B.
Logic 1 powers down Channel B. (Outputs static, not High-Z.)
22
OEB_B
Output Enable Bit for Channel B:
Logic 0 enables Data Bus B.
Logic 1 sets outputs to High-Z.
23, 24, 42, 43
DNC
Do Not Connect Pins. Should be left floating.
25 to 27,
30 to 38
D0_B (LSB) to
D11_B (MSB)
Channel B Data Output Bits.
28, 40, 53
DRGND
Digital Output Ground.
29, 41, 52
DRVDD
Digital Output Driver Supply. Must be decoupled to DRGND with a minimum 0.1 μF capacitor.
Recommended decoupling is 0.1 μF capacitor in parallel with 10 μF.
39
OTR_B
Out-of-Range Indicator for Channel B.
44 to 51,
54 to 57
D0_A (LSB) to
D11_A (MSB)
Channel A Data Output Bits.
58
OTR_A
Out-of-Range Indicator for Channel A.
59
OEB_A
Output Enable Bit for Channel A:
Logic 0 enables Data Bus A.
Logic 1 sets outputs to High-Z.
60
PDWN_A
Power-Down Function Selection for Channel A:
Logic 0 enables Channel A.
Logic 1 powers down Channel A. (Outputs static, not High-Z.)
61
MUX_SELECT
Data Multiplexed Mode. (See Data Format section for how to enable; high setting disables
output data multiplexed mode).
62
SHARED_REF
Shared Reference Control Bit (Low for Independent Reference Mode, High for Shared
Reference Mode).
63
CLK_A
Clock Input Pin for Channel A.
EP
For the 64-Lead LFCSP only, there is an exposed pad that must connect to AGND.
相關(guān)PDF資料
PDF描述
VI-2TF-MX-F3 CONVERTER MOD DC/DC 72V 75W
MAX3223EEAP IC TXRX RS232 250KBPS SD 20-SSOP
VI-23F-IU-F3 CONVERTER MOD DC/DC 72V 200W
VI-2TF-MX-F1 CONVERTER MOD DC/DC 72V 75W
MAX3386EEUP+T IC TXRX RS232 250KBPS 20-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9238BST-40EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9238 Dual A/D Converter ,12-Bit, 20 MSPS/40 MSPS/65 MSPS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9238 DUAL A/D CNVRTR ,12-BIT, 20 MSPS/40 MSPS/ - Bulk
AD9238BST-40PCB 制造商:Analog Devices 功能描述:Evaluation Board For AD9238 Dual A/D Converter ,12-Bit, 20 MSPS/40 MSPS/65 MSPS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9238 DUAL A/D CNVRTR ,12-BIT, 20 MSPS/40 MSPS/ - Bulk
AD9238BST-40PCBZ 制造商:Analog Devices 功能描述:DUAL 12 BIT 3V CMOS 20/40/65 MSPS ADC - Bulk
AD9238BST-65 功能描述:IC ADC 12BIT DUAL 65MSPS 64-LQFP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD9238BST-65PCB 制造商:Analog Devices 功能描述:Evaluation Board For AD9238 Dual A/D Converter ,12-Bit, 20 MSPS/40 MSPS/65 MSPS 制造商:Rochester Electronics LLC 功能描述:DUAL 12 BIT 3V CMOS 20/40/65 MSPS ADC - Bulk