參數(shù)資料
型號(hào)： AD9233BCPZRL7-105
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 11/44頁(yè)
文件大小： 0K
描述： IC ADC 12BIT 105MSPS 48-LFCSP
標(biāo)準(zhǔn)包裝： 750
位數(shù)： 12
采樣率（每秒）： 105M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 350mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)單端，單極；1 個(gè)差分，單極
配用： AD9233-125EBZ-ND - BOARD EVALUATION FOR AD9233
AD9233
Rev. A | Page 19 of 44
A third option is to ac-couple a differential LVDS signal to the
sample clock input pins, as shown in Figure 48. The AD9510/
drivers offers excellent jitter performance.
054
92
-050
100
0.1F
50*
LVDS DRIVER
50*
CLK
*50 RESISTORS ARE OPTIONAL
CLK–
CLK+
ADC
AD9233
CLOCK
INPUT
CLOCK
INPUT
AD951x
Figure 48. Differential LVDS Sample Clock
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
directly drive CLK+ from a CMOS gate, while bypassing the
CLK pin to ground with a 0.1 μF capacitor. Although the
CLK+ input circuit supply is AVDD (1.8 V), this input is
designed to withstand input voltages up to 3.6 V, making the
selection of the drive logic voltage very flexible. When driving
CLK+ with a 1.8 V CMOS signal, it is required to bias the
CLK pin with a 0.1 μF capacitor in parallel with a 39 kΩ
resistor (see Figure 49). The 39 kΩ resistor is not required when
driving CLK+ with a 3.3 V CMOS signal (see Figure 50).
0549
2-
05
1
CLOCK
INPUT
0.1F
39k
AD951x
CMOS DRIVER
50*
OPTIONAL
100
*50 RESISTOR IS OPTIONAL
CLK–
CLK+
ADC
AD9233
VCC
1k
Figure 49. Single-Ended 1.8 V CMOS Sample Clock
054
92-
052
CLOCK
INPUT
0.1F
VCC
AD951x
CMOS DRIVER
50*
OPTIONAL
100
*50 RESISTOR IS OPTIONAL
CLK–
CLK+
ADC
AD9233
1k
Figure 50. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to clock duty cycle. Commonly, a ±5% tolerance is
required on the clock duty cycle to maintain dynamic perform-
ance characteristics.
The AD9233 contains a DCS that retimes the nonsampling, or
falling edge, providing an internal clock signal with a nominal
50% duty cycle. This allows a wide range of clock input duty
cycles without affecting the performance of the AD9233. Noise
and distortion performance are nearly flat for a wide range of
duty cycles when the DCS is on, as shown in Figure 31.
Jitter in the rising edge of the input is still of paramount
concern and is not reduced by the internal stabilization circuit.
The duty cycle control loop does not function for clock rates
less than 20 MHz nominally. The loop has a time constant
associated with it that needs to be considered in applications
where the clock rate can change dynamically, which requires a
wait time of 1.5 μs to 5 μs after a dynamic clock frequency
increase (or decrease) before the DCS loop is relocked to the
input signal. During the time the loop is not locked, the DCS
loop is bypassed, and the internal device timing is dependant
on the duty cycle of the input clock signal. In such an application,
it can be appropriate to disable the duty cycle stabilizer. In all
other applications, enabling the DCS circuit is recommended to
maximize ac performance.
The DCS can be enabled or disabled by setting the SDIO/DCS
pin when operating in the external pin mode (see Table 10), or
via the SPI, as described in the Table 15.
Table 10. Mode Selection (External Pin Mode)
Voltage at Pin
SCLK/DFS
SDIO/DCS
AGND
Binary (default)
DCS disabled
AVDD
Twos complement
DCS enabled (default)
JITTER CONSIDERATIONS
High speed, high resolution ADCs are sensitive to the quality of
the clock input. The degradation in SNR at a given input
frequency (FIN) due to jitter (tJ) is calculated as
SNR = 20 log (2π × FIN × tJ)
In the equation, the rms aperture jitter (tJ) represents the root-
mean-square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification. IF
undersampling applications are particularly sensitive to jitter, as
shown in Figure 51.
70
65
60
55
50
45
40
1
10
100
1000
05
49
2-
04
6
S
NR
(
d
Bc)
INPUT FREQUENCY (MHz)
3.00ps
0.05ps
MEASURED
PERFORMANCE
0.20ps
0.5ps
1.0ps
1.50ps
2.00ps
2.50ps
Figure 51. SNR vs. Input Frequency and Jitter
相關(guān)PDF資料
PDF描述
IDT72221L25J8 IC FIFO SYNC 1KX9 25NS 32PLCC
MS27484T16A26PA CONN PLUG 26POS STRAIGHT W/PINS
MS3476W14-12P CONN PLUG 12POS STRAIGHT W/PINS
IDT72215LB25PF8 IC FIFO 512X18 SYNC 25NS 64-TQFP
MS27473E16F35PB CONN PLUG 55POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9233BCPZRL7-125 功能描述:IC ADC 12BIT 125MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
AD9233BCPZRL7-80 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter
AD9234-1000EBZ 功能描述:AD9234 - 12 Bit 1G Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):2 位數(shù):12 采樣率（每秒）:1G 數(shù)據(jù)接口:JESD204B 輸入范圍:1.34 Vpp 不同條件下的功率（典型值）:3W @ 1GSPS 使用的 IC/零件:AD9234 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9234BCPZ-1000 功能描述:IC ADC 12BIT 1GSPS 64LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 位數(shù):12 采樣率（每秒）:1G 輸入數(shù):2 輸入類型:差分 數(shù)據(jù)接口:JESD204B 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.22 V ~ 1.28 V，2.44 V ~ 2.56 V 電壓 - 電源，數(shù)字:1.22 V ~ 1.28 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP-WQ（9x9） 標(biāo)準(zhǔn)包裝:1
AD9234BCPZRL7-1000 功能描述:IC ADC 12BIT 1GSPS 64LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 位數(shù):12 采樣率（每秒）:1G 輸入數(shù):2 輸入類型:差分 數(shù)據(jù)接口:JESD204B 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.22 V ~ 1.28 V，2.44 V ~ 2.56 V 電壓 - 電源，數(shù)字:1.22 V ~ 1.28 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:64-LFCSP-VQ（9x9） 標(biāo)準(zhǔn)包裝:750
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*