參數(shù)資料
型號(hào): AD9101SE
廠商: ANALOG DEVICES INC
元件分類: 運(yùn)動(dòng)控制電子
英文描述: 125 MSPS Monolithic Sampling Amplifier
中文描述: TRACK AND HOLD AMPLIFIER, CQCC20
封裝: CERAMIC, LCC-20
文件頁(yè)數(shù): 4/12頁(yè)
文件大小: 247K
代理商: AD9101SE
AD9101
–4–
REV. 0
Acquisition T ime
is the amount of time it takes the AD9101
to reacquire the analog input when switching from hold to track
mode. T he interval starts at the 50% clock transition point and
ends when the input signal is reacquired to within a specified
error band at the hold capacitor.
Aperture Delay
establishes when the input signal is actually
sampled. It is the time difference between the analog propaga-
tion delay of the front-end buffer and the control switch delay
time (the time from the hold command transition to when the
switch is opened). For the AD9101, this is a negative value,
meaning that the analog delay is longer than the switch delay.
Aperture Jitter
is the random variation in the aperture delay.
T his is measured in ps-rms and is manifested as phase noise on
the held signal.
Droop Rate
is the change in output voltage as a function of
time (dV/dt). It is measured at the AD9101 output with the de-
vice in hold mode and the input held at a specified dc value; the
measurement starts immediately after the T /H switches from
track to hold.
Feedthrough Rejection
is the ratio of the output signal to the
input signal when in hold mode. T his is a measure of how well
the switch isolates the input signal from feeding through to the
output.
Hold-to-T rack Switch Delay
is the time delay from the track
command to the point when the output starts to change to ac-
quire a new signal level.
Pedestal Offset
is the offset voltage measured immediately af-
ter the AD9101 is switched from track to hold with the input
held at zero volts. It manifests itself as a dc offset during the
hold time.
Sampling Bandwidth
is the –3 dB frequency response from
the input to the hold capacitor under sampling conditions. It is
greater than the tracking bandwidth because it does not include
the bandwidth of the output amplifier which is optimized for
settling time rather than bandwidth.
T rack-to-Hold Settling T ime
is the time necessary for the
track to hold switching transient to settle to within 4 mV of its
final value.
T rack-to-Hold Switching T ransient
is the maximum peak
switch induced transient voltage which appears at the AD9101
output when it is switched from track to hold.
CLOCK
INPUTS
+2V
0V
-2V
ANALOG
INPUT (x 4)
+2V
0V
-2V
"1"
"0"
HOLD TO TRACK
SWITCH DELAY
TIME (1.5 ns)
APERTURE
DELAY
(–0.25 ns)
"TRACK"
ACQUISITION
TIME (SEE
TEXT)
VOLTAGE
LEVEL HELD
"HOLD"
SAMPLER OUTPUT SIGNAL (x 4)
AND AMPLIFIER OUTPUT SIGNAL
OBSERVED AT
HOLD CAPACITOR
OBSERVED AT
AMPLIFIER OUTPUT
"HOLD"
CLOCK
CLOCK
CLOCK
TRACK TO
HOLD
SETTLING
(4 ns)
Timing Diagram (500 ps/div)
相關(guān)PDF資料
PDF描述
AD9101 125 MSPS Monolithic Sampling Amplifier(125MSPS單片采樣放大器)
AD9200KST Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200LQFP-EVAL Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200JRSRL Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200ARSRL Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9102 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 14-Bit, 180 MSPS, Digital-to-Analog Converter and Waveform Generator
AD91020 制造商:Analog Devices 功能描述:
AD9102BCPZ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 bit Single Channel DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
AD9102BCPZRL7 功能描述:數(shù)模轉(zhuǎn)換器- DAC Low Power 14-Bit 180MSPS RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel
AD9102-EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14 bit Single Channel DAC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V