參數(shù)資料
型號(hào): AD7934BRU
廠商: Analog Devices Inc
文件頁(yè)數(shù): 32/32頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT 4CH 1.5MSPS 28TSSOP
標(biāo)準(zhǔn)包裝: 50
位數(shù): 12
采樣率(每秒): 1.5M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 13.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 管件
輸入數(shù)目和類(lèi)型: 4 個(gè)單端,單極;2 個(gè)差分,單極;2 個(gè)偽差分,單極
AD7933/AD7934
Rev. B | Page 9 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
W/B
DB0
DB1
DB4
DB3
DB2
VDD
VIN2
VIN1
VIN0
CS
AGND
VREFIN/VREFOUT
DB5
DB6
DB7
DB9
DGND
VDRIVE
RD
WR
CONVST
DB10
DB8/HBEN
DB11
BUSY
CLKIN
VIN3
TOP VIEW
(Not to Scale)
AD7933/
AD7934
03
71
3-
0
6
Figure 2. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Power Supply Input. The VDD range for the AD7933/AD7934 is from 2.7 V to 5.25 V. Decouple the supply to AGND
with a 0.1 μF capacitor and a 10 μF tantalum capacitor.
2
W/B
Word/Byte Input. When this input is logic high, word transfer mode is enabled, and data is transferred to and from
the AD7933/AD7934 in 10-bit words on Pin DB2 to Pin DB11, or in 12-bit words on Pin DB0 to Pin DB11. When W/B
is logic low, byte transfer mode is enabled. Data and the channel ID are transferred on Pin DB0 to Pin DB7, and Pin
DB8/HBEN assumes its HBEN functionality. When operating in byte transfer mode, tie off unused data lines to
DGND.
3 to 10
DB0 to DB7
Data Bit 0 to Data Bit 7. Three-state parallel digital I/O pins that provide the conversion result and allow
programming of the control register. These pins are controlled by CS, RD, and WR. The logic high/low voltage
levels for these pins are determined by the VDRIVE input. When reading from the AD7933, the two LSBs (DB0 and
DB1) are always 0, and the LSB of the conversion result is available on DB2.
11
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the parallel interface of the
AD7933/AD7934 operates. Decouple this pin to DGND. The voltage at this pin may be different to that at VDD but
should never exceed VDD by more than 0.3 V.
12
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7933/AD7934. Connect this pin
to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must
not be more than 0.3 V apart, even on a transient basis.
13
DB8/HBEN
Data Bit 8/High Byte Enable. When W/B is high, this pin acts as Data Bit 8, a three-state I/O pin that is controlled
by CS, RD, and WR. When W/B is low, this pin acts as the high byte enable pin. When HBEN is low, the low byte of
data written to or read from the AD7933/AD7934 is on DB0 to DB7. When HBEN is high, the top four bits of the
data being written to, or read from, the AD7933/AD7934 are on DB0 to DB3. When reading from the device, DB4
and DB5 contain the ID of the channel to which the conversion result corresponds (see the channel address bits in
Table 10). DB6 and DB7 are always 0. When writing to the device, DB4 to DB7 of the high byte must be all 0s.
Note that when reading from the AD7933, the two LSBs in the low byte are 0s, and the remaining six bits are
conversion data.
14 to
16
DB9 to
DB11
Data Bit 9 to Data Bit 11. Three-state parallel digital I/O pins that provide the conversion result and also allow the
control register to be programmed in word mode. These pins are controlled by CS, RD, and WR. The logic high/low
voltage levels for these pins are determined by the VDRIVE input.
17
BUSY
Busy Output. This is the logic output indicating the status of the conversion. The BUSY output goes high following
the falling edge of CONVST and stays high for the duration of the conversion. Once the conversion is complete and
the result is available in the output register, the BUSY output goes low. The track-and-hold returns to track mode
just prior to the falling edge of BUSY, on the 13th rising edge of CLKIN (see Figure 34).
18
CLKIN
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7933/AD7934 takes 13 clock cycles + t2. The frequency of the master clock input therefore determines the
conversion time and achievable throughput rate. The CLKIN signal can be a continuous or burst clock.
19
CONVST
Conversion Start Input. A falling edge on CONVST initiates a conversion. The track-and-hold goes from track to
hold mode on the falling edge of CONVST, and the conversion process is initiated at this point. Following power-
down, when operating in the autoshutdown or autostandby mode, a rising edge on CONVST is used to power up
the device.
相關(guān)PDF資料
PDF描述
VI-BNJ-IV-S CONVERTER MOD DC/DC 36V 150W
VI-BN4-IV-S CONVERTER MOD DC/DC 48V 150W
VI-BN2-IV-S CONVERTER MOD DC/DC 15V 150W
AD7714ARS-3REEL IC ADC 24BIT SIGMA-DELTA 28SSOP
AD7714AR-3REEL IC ADC 24BIT SIGMA-DELTA 24-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7934BRU-6 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD7934BRU-6REEL7 制造商:Analog Devices 功能描述:ADC SGL SAR 625KSPS 12-BIT PARALLEL 28TSSOP - Tape and Reel
AD7934BRU-REEL 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7934BRU-REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
AD7934BRUZ 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端,單極;1 個(gè)單端,雙極