參數(shù)資料
型號(hào): AD7869JRZ
廠商: Analog Devices Inc
文件頁數(shù): 2/16頁
文件大?。?/td> 0K
描述: IC I/O PORT 14BIT ANLG 28SOIC
標(biāo)準(zhǔn)包裝: 1
應(yīng)用: 模擬 I/O
接口: TTL/CMOS
電源電壓: 4.75 V ~ 5.25 V
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC W
包裝: 管件
安裝類型: 表面貼裝
AD7869
–10–
Performance versus Frequency
The typical performance plots of Figures 14 and 15 show the
AD7869 DAC performance over a wide range of input frequen-
cies at an update rate of 83 kHz. The plot of Figure 14 is with-
out a sample-and-hold on the DAC output while the plot of
Figure 15 is generated with a sample-and-hold on the output.
Figure 14. DAC Performance vs. Frequency (No
Sample-and-Hold)
Figure 15. DAC Performance vs. Frequency (Sample-and-
Hold)
The digitizer sampling is synchronized with the DAC update
rate to ease FFT calculations. The digitizer samples the DAC
output after the output has settled to its new value. Therefore, if
the digitizer were to directly sample the output, it would effec-
tively be sampling a dc value each time. As a result, the dynamic
performance of the DAC would not be measured correctly. Us-
ing the digitizer directly on the DAC output would give better
results than the actual performance of the DAC. Using a filter
between the DAC and the digitizer means that the digitizer
samples a continuously moving signal, and the true dynamic
performance of the AD7869 DAC output is measured.
Figure 12 shows a typical 2048 point Fast Fourier Transform
plot for the AD7869 DAC with an update rate of 83 kHz and an
output frequency of 1 kHz. The SNR obtained from the graph is
82 dBs.
Figure 12. DAC FFT Plot
Some applications will require improved performance versus fre-
quency from the AD7869 DAC. In these applications, a simple
sample-and-hold circuit such as that outlined in Figure 13 will
extend the very good performance of the DAC to 20 kHz. Other
applications will already have an inherent sample-and-hold
function following the AD7869 DAC output. An example of
this type of application is driving a switched capacitor filter
where the updating of the DAC is synchronized with the
switched capacitor filter. This inherent sample-and-hold func-
tion also extends the frequency range performance.
AD7869*
LDAC
VOUT
Q
ADG201HS
S1
D1
IN1
AD711
*ADDITIONAL PINS OMITTED FOR CLARITY
R2
2k2
C9
330pF
1
s
ONE SHOT
DELAY
R1
2k2
Figure 13. DAC Sample-and-Hold Circuit
REV. B
相關(guān)PDF資料
PDF描述
AD7874SE IC DAS 12BIT 4CH 5V 28-CLCC
AD7890BRZ-4 IC DAS 12BIT 8CH 24-SOIC
AD7891BPZ-2 IC DAS 12BIT 8CH 44-PLCC
AD80066KRSZRL IC DSP CTLR 16BIT 28SSOP
AD8016AREZ-REEL7 IC LINE DRIVER ADSL 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7870 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
AD7870A 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
AD7870AJN 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel/Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:12-BIT SAMPLING ADC IC - Bulk
AD7870AJNZ 功能描述:IC ADC 12BIT SAMPLING 3V 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD7870AQ 功能描述:IC ADC 12BIT SAMPLING 3V 24-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-