- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10672 > AD7859LASZ (Analog Devices Inc)IC ADC 12BIT 8CH 200KSPS 44-MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7859LASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 8CH 200KSPS 44-MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 30mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 8 個單端，單極；8 個單端，雙極；4 個偽差分，單極；4 個偽差分，雙極 |
| 產(chǎn)品目錄頁面： | 779 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7859/AD7859L
REV. A
–22–
Self-Calibration Timing
Figure 29 shows the timing for a software full self-calibration.
Here the BUSY line stays high for the full length of the self-
calibration. A self-calibration is initiated by writing to the
control register and setting the STCAL bit to 1. The BUSY line
goes high at the end of the write to the control register, and
BUSY goes low when the full self-calibration is complete after a
time tCAL as show in Figure 29.
t19
DATA LATCHED INTO
CONTROL REGISTER
HI-Z
DATA
VALID
CS
WR
DATA
BUSY
tCAL
Figure 29. Timing Diagram for Full Self-Calibration
For the self-(gain + offset), self-offset and self-gain calibrations,
the BUSY line is triggered high at the end of the write to the
control register and stays high for the full duration of the self-
calibration. The length of time for which BUSY is high depends
on the type of self-calibration that is initiated. Typical values are
given in Table IX. The timing diagram for the other self-calibration
options is similar to that outlined in Figure 29.
System Calibration Description
System calibration allows the user to remove system errors ex-
ternal to the AD7859/AD7859L, as well as remove the errors of
the AD7859/AD7859L itself. The maximum calibration range
for the system offset errors is
±5% of V
REF and for the system
gain errors, it is
±2.5% of V
REF. If the system offset or system
gain errors are outside these ranges, the system calibration algo-
rithm reduces the errors as much as the trim range allows.
Figures 30 through 32 illustrate why a specific type of system
calibration might be used. Figure 30 shows a system offset cali-
bration (assuming a positive offset) where the analog input
range has been shifted upwards by the system offset after the
system offset calibration is completed. A negative offset may
also be removed by a system offset calibration.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
MAX SYSTEM OFFSET
IS
±5% OF V
REF
ANALOG
INPUT
RANGE
VREF + SYS OFFSET
VREF – 1LSB
SYSTEM OFFSET
CALIBRATION
SYS OFFSET
AGND
ANALOG
INPUT
RANGE
VREF – 1LSB
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
±5% OF V
REF
Figure 30. System Offset Calibration
Figure 31 shows a system gain calibration (assuming a system
full scale greater than the reference voltage) where the analog
input range has been increased after the system gain calibration
is completed. A system full-scale voltage less than the reference
voltage may also be accounted for a by a system gain calibration.
ANALOG
INPUT
RANGE
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
SYSTEM GAIN
CALIBRATION
ANALOG
INPUT
RANGE
VREF – 1LSB
AGND
SYS FULL S.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
VREF – 1LSB
SYS FULL S.
AGND
Figure 31. System Gain Calibration
Finally in Figure 32 both the system offset error and gain error
are removed by the system offset followed by a system gain cali-
bration. First the analog input range is shifted upwards by the
positive system offset and then the analog input range is adjusted at
the top end to account for the system full scale.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
ANALOG
INPUT
RANGE
VREF + SYS OFFSET
SYS OFFSET
AGND
ANALOG
INPUT
RANGE
VREF – 1LSB
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
±5% OF V
REF
MAX SYSTEM OFFSET
IS
±5% OF V
REF
SYSTEM GAIN
CALIBRATION
SYSTEM OFFSET
CALIBRATION
FOLLOWED BY
VREF – 1LSB
SYS F.S.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
Figure 32. System (Gain + Offset) Calibration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9215BCPZ-80 | IC ADC 10BIT 80MSPS 32LFCSP |
| LTC2418CGN#PBF | IC ADC 24BIT DIFF INPUT 28SSOP |
| VI-B1Y-IV-B1 | CONVERTER MOD DC/DC 3.3V 99W |
| AD7490BRUZ | IC ADC 12BIT 16CH 1MSPS 28TSSOP |
| VI-2VR-IX-B1 | CONVERTER MOD DC/DC 7.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7859LASZ-REEL | 功能描述:IC ADC 12BIT 8CHAN LP 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7861 | 制造商:AD 制造商全稱:Analog Devices 功能描述:11-Bit Resolution Simultaneous Sampling A/D Converter |
| AD7861AP | 功能描述:IC ADC 11BIT 4CH 44-PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7861APZ | 功能描述:IC ADC 11BIT 4CHAN 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7862 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。