參數(shù)資料
型號: AD7859
廠商: Analog Devices, Inc.
英文描述: 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器)
中文描述: 3 V至5 V單電源,200 kSPS的8通道,12位采樣ADC(單電源,速度高達200ksps的8通道12位采樣的A / D轉(zhuǎn)換器)
文件頁數(shù): 25/28頁
文件大小: 555K
代理商: AD7859
AD7859/AD7859L
REV. A
–25–
t
11
t
12
t
11
t
12
t
13
t
14
t
15
t
16
t
17
LOW BYTE
HIGH BYTE
*
W/
B
PIN LOGIC LOW
HBEN
CS
WR
DB0 – DB7
Figure 37. Write Cycle Timing for Byte Mode Operation
Writing
With W/
B
at a logic high, a single write operation transfers the
full data word to the AD7859. The DB8/HBEN pin assumes its
DB8 function. Data to be written to the AD7859 should be pro-
vided on the DB0–DB15 inputs with DB0 the LSB of the data
word. With W/
B
at a logic low, the AD7859 requires two write
operations to transfer a full 16-bit word. DB8/HBEN assumes
its HBEN function. Data to be written to the AD7859 should
be provided on the DB0–DB7 inputs. HBEN determines
whether the byte which is to be written is high byte or low byte
data. The low byte of the data word should be written first with
DB0 the LSB of the full data word. For the high byte write,
HBEN should be high and the data on the DB0 input should be
data bit 8 of the 16-bit word with the data on DB7 the MSB of
the 16-bit word.
Figure 35 shows the write cycle timing diagram for the AD7859.
When operated in word mode, the HBEN input does not exist
and only the first write operation is required to write data to the
AD7859. Data should be provided on DB0–DB15. When oper-
ated in byte mode, the two write cycles shown in Figure 37 are
required to write the full data word to the AD7859. In Figure 37,
the first write transfers the lower 8 bits of the full data from
DB0–DB7 and the second write transfers the upper 8 bits of the
data word from DB0-DB7.
The
CS
and
WR
signals are gated internally.
CS
and
WR
may
be tied together as the timing specification for t
13
and t
14
is 0 ns
min. The data is latched on the rising edge of
WR
. The data
needs to be set up a time t
16
before the
WR
rising edge and held
for a time t
17
after the
WR
rising edge.
Resetting the Parallel Interface
In the case where incorrect data is inadvertently written to the
AD7859, there is a possibility that the Test Register contents
may have been altered. If there is a suspicion that this may have
happened and the part is not operating as expected, a 16-bit
word 0000 0000 0000 0010 should be written to the AD7859 to
restore the Test Register contents to the default value.
MICROPROCESSOR INTERFACING
Interfacing the AD7859/AD7859L to a 16-Bit Data Bus
The parallel port on the AD7859 allows the device to be inter-
faced to microprocessors or DSP processors as a memory-
mapped or I/O-mapped device. The
CS
and
RD
inputs are
common to all memory peripheral interfacing. Typical inter-
faces to different processors are shown in Figures 38 to 42. In
all the interfaces shown, an external timer controls the
CONVST
input of the AD7859/AD7859L, the
BUSY
output interrupts
the host DSP and the W/
B
input is logic high.
AD7859/AD7859L to ADSP-21xx
Figure 38 shows the AD7859/AD7859L interfaced to the
ADSP-21xx series of DSPs as a memory mapped device. A
single wait state may be necessary to interface the AD7859/
AD7859L to the ADSP-21xx depending on the clock speed of
the DSP. This wait state can be programmed via the Data
Memory Waitstate Control Register of the ADSP-21xx (please
see
ADSP-2100 Family Users Manual
for details). The following
instruction reads data from the AD7859/AD7859L:
MR = DM(ADC)
where
ADC
is the address of the AD7859/AD7859L.
ADSP-21xx*
CS
DB15–DB0
AD7859/
AD7859L*
*ADDITIONAL PINS OMITTED FOR CLARITY
D23–D8
ADDR
DECODE
DMS
DATA BUS
WR
RD
BUSY
ADDRESS BUS
EN
WR
RD
IRQ2
A13–A0
Figure 38. AD7859/AD7859L to ADSP-21xx Parallel
Interface
AD7859/AD7859L to TMS32020, TMS320C25 and TMS320C5x
Parallel interfaces between the AD7859/AD7859L and the
TMS32020, TMS320C25 and TMS320C5x family of DSPs are
shown in Figure 39. The memory mapped address chosen for
the AD7859/AD7859L should be chosen to fall in the I/O
memory space of the DSPs.
TMS32020/
TMS320C25/
TMS320C50*
CS
DB15–DB0
AD7859/
AD7859L*
*ADDITIONAL PINS OMITTED FOR CLARITY
D23–D0
DADDR
DATA BUS
WR
RD
ADDRESS BUS
STRB
R/
W
INTx
A15–A0
EN
IS
MSC
READY
TONLY
BUSY
Figure 39. AD7859/AD7859L to TMS32020/C25/C5x Parallel
Interface
相關(guān)PDF資料
PDF描述
AD7861AP 11-Bit Resolution Simultaneous Sampling A/D Converter
AD7861 11-Bit Resolution Simultaneous Sampling A/D Converter(同時采樣11位A/D轉(zhuǎn)換器)
AD7862 Simultaneous Sampling Dual 250 kSPS 12-Bit ADC(同時采樣250kSPS 12位雙A/D轉(zhuǎn)換器)
AD7863 Simultaneous Sampling Dual 175 kSPS 14-Bit ADC(同時采樣175kSPS14位雙A/D轉(zhuǎn)換器)
AD7864 Four Channel, Simultaneous Sampling, High Speed, 12-Bit ADC(四通道,同時采樣高速12位A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7859AP 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Parallel 44-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:12-BIT,8 CHANNEL,SERIAL 200 KSPS I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC
AD7859AP-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Parallel 44-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT,8 CHANNEL,SERIAL 200 KSPS I.C. - Tape and Reel
AD7859APZ 功能描述:IC ADC 12BIT 8CH 200KSPS 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7859APZ-REEL 功能描述:IC ADC 12BIT 8CHAN LP 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7859AS 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:12-BIT 8 CH.SERIAL 200 KSPS I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC