- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10187 > AD7856KR-REEL (Analog Devices Inc)IC ADC 14BIT 8CH 5V 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7856KR-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 32/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 8CH 5V 24-SOIC |
| 標準包裝： | 1,000 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 285k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | 0°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個偽差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁
AD7856
–9–
REV. A
ON-CHIP REGISTERS
The AD7856 powers up with a set of default conditions. The only writing that is required is to select the channel configuration.
Without performing any other write operations the AD7856 still retains the flexibility for performing a full power-down, and a full
self-calibration.
Extra features and flexibility such as performing different power-down options, different types of calibrations including system cali-
bration, and software conversion start can be selected by further writing to the part.
The AD7856 contains a Control Register, ADC Output Data Register, Status Register, Test Register and ten Calibration
Registers. The control register is write only, the ADC output data register and the status register are read only, and the test and
calibration registers are both read/write registers. The Test Register is used for testing the part and should not be written to.
Addressing the On-Chip Registers
Writing
A write operation to the AD7856 consists of 16 bits. The two MSBs, ADDR0 and ADDR1, are decoded to determine which register
is addressed, and the subsequent 14 bits of data are written to the addressed register. It is not until all 16 bits are written that the
data is latched into the addressed registers. Table I shows the decoding of the address bits while Figure 4 shows the overall write
register hierarchy.
Table I. Write Register Addressing
ADDR1
ADDR0
Comment
0
This combination does not address any register so the subsequent 14 data bits are ignored.
0
1
This combination addresses the TEST REGISTER. The subsequent 14 data bits are written to the
test register.
1
0
This combination addresses the CALIBRATION REGISTERS. The subsequent 14 data bits are
written to the selected calibration register.
1
This combination addresses the CONTROL REGISTER. The subsequent 14 data bits are written
to the control register.
Reading
To read from the various registers the user must first write to Bits 6 and 7 in the Control Register, RDSLT0 and RDSLT1. These
bits are decoded to determine which register is addressed during a read operation. Table II shows the decoding of the read address
bits while Figure 5 shows the overall read register hierarchy. The power-up status of these bits is 00 so that the default read will be
from the ADC output data register.
Once the read selection bits are set in the Control Register, all subsequent read operations that follow will be from the selected regis-
ter until the read selection bits are changed in the Control Register.
Table II. Read Register Addressing
RDSLT1
RDSLT0
Comment
0
All successive read operations will be from ADC OUTPUT DATA REGISTER. This is the power-
up default setting. There will always be two leading zeros when reading from the ADC Output Data
Register.
0
1
All successive read operations will be from TEST REGISTER.
1
0
All successive read operations will be from CALIBRATION REGISTERS.
1
All successive read operations will be from STATUS REGISTER.
01
10
11
00
01
10
11
ADDR1, ADDR0
DECODE
TEST
REGISTER
CONTROL
REGISTER
GAIN(1)
OFFSET(1)
DAC(8)
GAIN(1)
OFFSET(1)
GAIN(1)
CALIBRATION
REGISTERS
CALSLT1, CALSLT0
DECODE
Figure 4. Write Register Hierarchy/Address Decoding
01
10
11
00
01
10
11
TEST
REGISTER
STATUS
REGISTER
GAIN(1)
OFFSET(1)
DAC(8)
GAIN(1)
OFFSET(1)
GAIN(1)
CALIBRATION
REGISTERS
00
ADC OUTPUT
DATA REGISTER
RDSLT1, RDSLT0
DECODE
CALSLT1, CALSLT0
DECODE
Figure 5. Read Register Hierarchy/Address Decoding
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JWH-MX-S | CONVERTER MOD DC/DC 52V 75W |
| PT02E-14-15P | CONN RCPT 15 POS BOX MNT W/PINS |
| VI-26P-IW-S | CONVERTER MOD DC/DC 13.8V 100W |
| AD7658YSTZ-1 | IC ADC 12BIT 6CH 250KSPS 64LQFP |
| MS27467T11B4SD | CONN PLUG 4POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7856KR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:8 CH. 14-BIT 300 KSPS ADC I.C. - Tape and Reel |
| AD7856KRZ | 功能描述:IC ADC 14BIT 8CHAN 5V 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7858 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858AN | 功能描述:IC ADC 12BIT 8CH SRL 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7858ANZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。