- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375238 > AD7716 (Analog Devices, Inc.) 22-Bit Data Acquisition System(LC2MOS 22位數(shù)據(jù)采集系統(tǒng)) PDF資料下載
參數(shù)資料
| 型號： | AD7716 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 22-Bit Data Acquisition System(LC2MOS 22位數(shù)據(jù)采集系統(tǒng)) |
| 中文描述： | 22位數(shù)據(jù)采集系統(tǒng)（LC2MOS 22位數(shù)據(jù)采集系統(tǒng)） |
| 文件頁數(shù)： | 15/16頁 |
| 文件大小： | 439K |
| 代理商： | AD7716 |
REV. A
–15–
AD7716
The optimum setup for reading all four channels of the AD7716
into the DSP56001 is six 24-bit reads. This will provide 144 clock
edges to shift out the 128 bits of data in the AD7716 output shift
register. The first clock applied to the AD7716 will clock out
DB21 of A
IN
1.
DRDY
from the AD7716 can be used as an
interrupt input to the DSP56001 to control the data transfer.
Either
IRQA
or
IRQB
of the DSP56001 can be used to detect the
interrupt.
DSP56001
+5V
AD7716
CASCOUT
CASCIN
RESET
RESET
CONTROL
SC2
SC1
SCK
SC0
STD
SRD
IRQ
MODE
TFS
RFS
SCLK
SDATA
DRDY
Figure 10. DSP56001 Interface
TMS320C25 Interface
Figure 11 shows the AD7716 interfaced to the TMS320C25
DSP using the master mode interface. For initial programming
of the AD7716 control register, the external gated clock is re-
quired. FSX going low enables this. When the two 8-bit bytes
have been sent to the AD7716, the FSX should go permanently
high. The external gated clock will now be disabled and the
AD7716 will take control of the SDATA line. It will begin
transmitting data as soon as it becomes available. It also pro-
vides the clock and frame synchronization signals required by
the DSP.
Reset for the AD7716 is provided by one of the DSP flag
outputs.
FLAG
OUTPUT
FSR
DR
DT
FSX
CLKR
CLKX
MODE
RFS
RESET
CASCIN
AD7716
CASCOUT
TMS320C25
GATED
CLOCK
EN
RESET CONTROL
SDATA
TFS
SCLK
Figure 11. TMS320C25 to AD7716 Interface
When the AD7716 is programmed for the maximum cutoff fre-
quency of 584 Hz, the output data rate is 2.25 kHz. This
means that there is 440
μ
s available to read the data and do the
necessary number crunching before the next sample must be
read. Assuming that the ADSP-2101 is running from a master
clock of 12.5 MHz means that the maximum SCLK available is
6.25 MHz (1/2 the master clock frequency). It will then take 40
μ
s to transfer the 256 bits of data from the ADC to the DSP.
This leaves 400
μ
s for number crunching in the DSP. If the
programmed cutoff frequency is lower then this allows even
more time to the DSP.
MC68HC11 Interface
The MC68HC11 microcomputer can be interfaced to the
AD7716 using the slave mode interface. Figure 9 shows a typi-
cal setup. The MODE pin on the AD7716 is tied high for slave
mode operation. The SPI port of the MC68HC11 is used. The
microcomputer is in its single chip mode.
DRDY
from the
AD7716 is connected to the
IRQ
input of the MC68HC11.
MISO and MOSI on the MC68HC11 should be configured for
wired-or operation. Depending on the interface configuration,
it may be necessary to provide bidirectional buffers between
these lines.
PC2
PC3
MOSI
PC0
PC1
MC68HC11
SDATA
AD7716
+5V
+5V
CASCOUT
CASCIN
PC2
SCK
MISO
SS
MODE
RFS
TFS
DRDY
RESET
SCLK
Figure 9. MC68HC11 to AD7716 Interface
The MC68HC11 is configured in the master mode with its
CPOL bit set to a logic zero and its CPHA bit set to a logic one.
With an 8 MHz CLKIN input on the AD7716, the device will
operate with all four serial clock rates of the MC68HC11.
Sixteen, 8-bit read operations are necessary to read the 128 bits
from the AD7716 output register. An extra read is necessary to
reset the output register. This means a total of 17 read opera-
tions are needed from the MC68HC11.
DSP56001 Interface
Figure 10 shows an interface to the DSP56001 digital signal
processor. The AD7716 is set up for the slave interface mode.
The DSP56001 is set up for asynchronous operation with gated
clock and normal framing. Data must be written to the
AD7716 control register in two 8-bit bytes. The first byte is
written to the DSP56001 SSI transmit data register (TX) and
this is automatically transferred to the transmit shift register
when the frame sync occurs. Data is shifted out to the STD pin
by the internal bit clock (SCK) when the associated frame sync
output is asserted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7734 | 4-Channel, +-10 V Input Range, High Throughput, 24-Bit sigma ∆ ADC |
| AD7734BRU | 4-Channel, +-10 V Input Range, High Throughput, 24-Bit sigma ∆ ADC |
| AD7738 | 8-Channel, High Throughput, |
| AD7738BRU | 8-Channel, High Throughput, |
| AD7741 | Low Cost, Single & Multi-Channel,Voltage-to-Frequency Converters(低成本,單通道,電壓-頻率轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7716BP | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 570ksps 22-bit Serial 44-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:4-CHNL S-D ADC - Bulk 制造商:Analog Devices 功能描述:IC SIGMA DELTA ADC |
| AD7716BP-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 570ksps 22-bit Serial 44-Pin PLCC T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 2.2KSPS 22-BIT SERL 44PLCC - Tape and Reel |
| AD7716BPZ | 功能描述:IC ADC 22BIT SIGMA-DELTA 44-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7716BS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 570ksps 22-bit Serial 44-Pin MQFP 制造商:Analog Devices 功能描述:IC SIGMA DELTA ADC |
| AD7716BSZ | 功能描述:IC ADC 22BIT SIGMA-DELTA 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。