- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375238 > AD7711ASQ (ANALOG DEVICES INC) LC2MOS Signal Conditioning ADC with RTD Current Source PDF資料下載
參數(shù)資料
| 型號： | AD7711ASQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS Signal Conditioning ADC with RTD Current Source |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, CDIP24 |
| 封裝： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件頁數(shù)： | 26/27頁 |
| 文件大小： | 222K |
| 代理商： | AD7711ASQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁
REV. C
AD7711A
–26–
Table VIII. 8XC51 Code for Writing to the AD7711A
MOV SCON,#00000000B;
Configure 8051 for MODE 0
Operation & Enable Serial Reception
Enable Transmit Interrupt
Prioritize the Transmit Interrupt
Bring
TFS
High
Bring
RFS
High
Sets Number of Bytes to Be Written
in a Write Operation
Start Address in RAM for Bytes
Clear Accumulator
Initialize the Serial Port
MOV IE,#10010000B;
MOV IP,#00010000B;
SETB 91H;
SETB 90H;
MOV R1,#003H;
MOV R0,#030H;
MOV A,#00H;
MOV SBUF,A;
WAIT:
JMP WAIT;
INT ROUTINE:
NOP;
MOV A,R1;
JZ FIN;
DEC R1;
MOV A,@R;
INC R0;
RLC A;
Wait for Interrupt
Interrupt Subroutine
Load R1 to Accumulator
If Zero Jump to FIN
Decrement R1 Byte Counter
Move Byte into the Accumulator
Increment Address
Rearrange Data—From LSB First
to MSB First
MOV B.0,C; RLC A; MOV B.1,C; RLC A;
MOV B.2,C; RLC A; MOV B.3,C; RLC A;
MOV B.4,C; RLC A; MOV B.5,C; RLC A;
MOV B.6,C; RLC A: MOV B.7,C:MOV A,B;
CLR 93H;
CLR 91H;
MOV SBUF,A;
RETI;
FIN:
SETB 91H;
SETB 93H;
RETI;
Bring A0 Low
Bring
TFS
Low
Write to Serial Port
Return from Subroutine
Set
TFS
High
Set A0 High
Return from Interrupt Subroutine
AD7711A–68HC11 Interface
Figure 18 shows an interface between the AD7711A and the
68HC11 microcontroller. The AD7711A is configured for its
external clocking mode while the SPI port is used on the 68HC11
which is in its single chip mode. The
DRDY
line from the
AD7711A is connected to the Port PC0 input of the 68HC11 so
the
DRDY
line is polled by the 68HC11. The
DRDY
line can
be connected to the
IRQ
input of the 68HC11 if an interrupt
driven system is preferred. The 68HC11 MOSI and MISO lines
should be configured for wired-or operation. Depending on the
interface configuration, it may be necessary to provide bidirec-
tional buffers between the 68HC11’s MOSI and MISO lines.
The 68HC11 is configured in the master mode with its CPOL
bit set to a logic zero and its CPHA bit set to a logic one. With a
10 MHz master clock on the AD7711A, the interface will oper-
ate with all four serial clock rates of the 68HC11.
AD7711A-ADSP-2105 Interface
An interface circuit between the AD7711A and the ADSP-2105
microprocessor is shown in Figure 19. In this interface, the
AD7711A is configured for its self-clocking mode while the
RFS
and
TFS
pins of the ADSP-2105 are configured as inputs and
the ADSP-2105 serial clock line is also configured as an input.
AD7711A
SDATA
SCLK
A0
RFS
TFS
PC0
MISO
SCK
PC1
PC2
MODE
PC3
DRDY
SYNC
68HC11
MOSI
SS
DV
DD
DV
DD
Figure 18. AD7711A to 68HC11 Interface
When the ADSP-2105’s serial clock is configured as an input it
needs a couple of clock pulses to initialize itself correctly before
accepting data. Therefore, the first read from the AD7711A
may not read correct data. In the interface shown, a read opera-
tion to the AD7711A accesses either the output register or the
calibration registers. Data cannot be read from the control regis-
ter. A write operation always writes to the control or calibration
registers.
DRDY
is used as the frame synchronization pulse for read op-
erations from the output register and it is decoded with A0 to
drive the
RFS
inputs of both the AD7711A and the ADSP-
2105. The latched A0 line drives the
TFS
inputs of both the
AD7711A and the ADSP-2105 as well as the AD7711A
A0 input.
AD7711A
SDATA
SCLK
A0
RFS
TFS
DR
SCLK
MODE
A0
DRDY
ADSP-2105
DT
DMWR
TFS
DV
DD
RFS
D
74HC74
Q
Q
Figure 19. AD7711A to ADSP-2105 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7711A* | LC2MOS Signal Conditioning ADC with RTD Current Source |
| AD7711AN | LC2MOS Signal Conditioning ADC with RTD Excitation Currents |
| AD7711AQ | LC2MOS Signal Conditioning ADC with RTD Excitation Currents |
| AD7711AR | LC2MOS Signal Conditioning ADC with RTD Excitation Currents |
| AD7711SQ | LC2MOS Signal Conditioning ADC with RTD Excitation Currents |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7711SQ | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD7712 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| AD7712_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| AD7712AN | 功能描述:IC ADC SIGNAL COND LC2MOS 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。